C8051F305-GSR Silicon Labs, C8051F305-GSR Datasheet - Page 148

no-image

C8051F305-GSR

Manufacturer Part Number
C8051F305-GSR
Description
8-bit Microcontrollers - MCU 2KB 14Pin MCU
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F305-GSR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F300/1/2/3/4/5
148
Bit7:
Bit6:
Bits5–4: T1M1–T1M0: Timer 1 Mode Select.
Bit3:
Bit2:
Bits1–0: T0M1–T0M0: Timer 0 Mode Select.
GATE1
R/W
Bit7
GATE1: Timer 1 Gate Control.
0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.
1: Timer 1 enabled only when TR1 = 1 AND /INT1 is active as defined by bit IN1PL in regis-
ter IT01CF (see SFR Definition 8.11).
C/T1: Counter/Timer 1 Select.
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin
(T1).
These bits select the Timer 1 operation mode.
GATE0: Timer 0 Gate Control.
0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level.
1: Timer 0 enabled only when TR0 = 1 AND /INT0 is active as defined by bit IN0PL in regis-
ter IT01CF (see SFR Definition 8.11).
C/T0: Counter/Timer Select.
0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).
1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin
(T0).
These bits select the Timer 0 operation mode.
T1M1
T0M1
C/T1
0
0
1
1
0
0
1
1
R/W
Bit6
T1M0
T0M0
0
1
0
1
0
1
0
1
T1M1
SFR Definition 15.2.
R/W
Bit5
Mode 0: 13-bit counter/timer
Mode 1: 16-bit counter/timer
Mode 2: 8-bit counter/timer with auto-
reload
Mode 3: Timer 1 inactive
Mode 0: 13-bit counter/timer
Mode 1: 16-bit counter/timer
Mode 2: 8-bit counter/timer with auto-
reload
Mode 3: Two 8-bit counter/timers
T1M0
R/W
Bit4
GATE0
Rev. 2.9
R/W
Bit3
Mode
Mode
TMOD: Timer Mode
C/T0
R/W
Bit2
T0M1
R/W
Bit1
T0M0
R/W
Bit0
SFR Address:
00000000
Reset Value
0x89

Related parts for C8051F305-GSR