HEF4894BT-Q100,118 NXP Semiconductors, HEF4894BT-Q100,118 Datasheet
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
HEF4894BT-Q100,118
Specifications of HEF4894BT-Q100,118
Related parts for HEF4894BT-Q100,118
HEF4894BT-Q100,118 Summary of contents
Page 1
HEF4894B-Q100 12-stage shift-and-store register LED driver Rev. 1 — 12 July 2012 1. General description The HEF4894B-Q100 is a 12-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input (D) ...
Page 2
... Ordering information Table 1. Ordering information All types operate from +125 Type number Package Name HEF4894BT-Q100 SO20 HEF4894BTT-Q100 TSSOP20 plastic thin shrink small outline package; 20 leads; body width 4 Functional diagram Fig 1. Logic Symbol STR 19 OE QP0 Fig 2 ...
Page 3
... NXP Semiconductors D CP STR OE Fig 3. Logic diagram 5. Pinning information 5.1 Pinning Fig 4. Pin configuration HEF4894B_Q100 Product data sheet STAGE 0 STAGE Q10S FF0 LATCH LE QP0 QP1 QP10 HEF4894B-Q100 1 STR QP0 QP1 5 QP2 6 QP3 7 QP4 8 QP5 9 VSS 10 aaa-003548 All information provided in this document is subject to legal disclaimers. Rev. 1 — ...
Page 4
... NXP Semiconductors 5.2 Pin description Table 2. Pin description Symbol Pin D 2 QP0 to QP11 18, 17, 16, 15, 14, 13 QS1 11 QS2 STR Functional description [1] Table 3. Function table At the positive clock edge the information in the 10 Control CP OE STR ...
Page 5
... NXP Semiconductors clock input data input strobe input output enable input internal Q0S (FF 1) QP0 output internal Q10S (FF 11) QP10 output serial QS1 output serial QS2 output Fig 5. Timing diagram 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). ...
Page 6
... NXP Semiconductors 8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter V supply voltage DD V input voltage I T ambient temperature amb t/V input transition rise and fall rate 9. Static characteristics Table 6. Static characteristics unless otherwise specified ...
Page 7
... NXP Semiconductors Table 6. Static characteristics unless otherwise specified Symbol Parameter Conditions I OFF-state QPn output OZ output current is HIGH supply current input I capacitance 10. Dynamic characteristics Table 7. Dynamic characteristics unless otherwise specified. For test circuit see ...
Page 8
... NXP Semiconductors Table 7. Dynamic characteristics unless otherwise specified. For test circuit see SS amb Symbol Parameter Conditions QPn; en see QPn; dis see t transition time QS1, QS2; t see t pulse width CP; LOW and HIGH; W see STR; HIGH; see ...
Page 9
... NXP Semiconductors 11. Waveforms CP input QPn output QS1 output QS2 output Parallel output measurement points are given in V and V are typical output voltage levels that occur with the output load Fig 6. Propagation delay clock (CP) to output (QPn, QS1, QS2), clock pulse width and maximum clock frequency Table 9 ...
Page 10
... NXP Semiconductors LOW to OFF-state OFF-state to LOW Measurement points are given the typical output voltage level that occurs with the output load. OL Fig 8. Enable and disable times for input OE CP input QPn output Measurement points are given typical output voltage level that occurs with the output load. ...
Page 11
... NXP Semiconductors Test data is given in Table Definitions for test circuit: DUT - Device Under Test Load resistance load capacitance Termination resistance should be equal to output impedance External voltage for measuring switching times. EXT Fig 10. Test circuit for measuring switching times Table 10 ...
Page 12
... NXP Semiconductors 12. Application information Application example: serial-to-parallel data converting LED driver 43 43 675 3:0 GLPPHU LQSXW &21752/ $1' 6<1& &,5&8,75< '$7$ &/2&. IURP UHPRWH SURFHVVRU Fig 11. Serial-to-parallel converting LED drivers HEF4894B_Q100 Product data sheet 43 43 +()%4 46 &3 All information provided in this document is subject to legal disclaimers. ...
Page 13
... NXP Semiconductors 13. Package outline SO20: plastic small outline package; 20 leads; body width 7 pin 1 index 1 e DIMENSIONS (inch dimensions are derived from the original mm dimensions) A UNIT max. 0.3 2.45 mm 2.65 0.25 0.1 2.25 0.012 0.096 inches 0.1 0.01 0.004 0.089 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. ...
Page 14
... NXP Semiconductors TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4 pin 1 index 1 DIMENSIONS (mm are the original dimensions) A UNIT max. 0.15 0.95 mm 1.1 0.25 0.05 0.80 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. ...
Page 15
... NXP Semiconductors 14. Abbreviations Table 11. Abbreviations Acronym Description HBM Human Body Model ESD ElectroStatic Discharge MM Machine Model MIL Military 15. Revision history Table 12. Revision history Document ID Release date HEF4894B_Q100 v.1 20120712 HEF4894B_Q100 Product data sheet 12-stage shift-and-store register LED driver Data sheet status Product data sheet All information provided in this document is subject to legal disclaimers. Rev. 1 — ...
Page 16
... Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 17
... NXP Semiconductors No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control — This document as well as the item(s) described herein may be subject to export control regulations ...
Page 18
... NXP Semiconductors 18. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 1 3 Ordering information . . . . . . . . . . . . . . . . . . . . . 2 4 Functional diagram . . . . . . . . . . . . . . . . . . . . . . 2 5 Pinning information . . . . . . . . . . . . . . . . . . . . . . 3 5.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 5.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Functional description . . . . . . . . . . . . . . . . . . . 4 7 Limiting values Recommended operating conditions Static characteristics Dynamic characteristics . . . . . . . . . . . . . . . . . . 7 11 Waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 12 Application information Package outline ...