74HC132D-Q100 NXP Semiconductors, 74HC132D-Q100 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
74HC132D-Q100
Manufacturer Part Number
74HC132D-Q100
Description
Logic Gates 2-IN NAND Gate 6V
Manufacturer
NXP Semiconductors
Datasheet
1.74HC132D-Q100.pdf
(18 pages)
Specifications of 74HC132D-Q100
Product
NAND
Logic Family
74HC
Number Of Gates
4
Number Of Lines (input / Output)
2 /
Propagation Delay Time
190 ns
Supply Voltage - Max
6 V
Supply Voltage - Min
2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SO-14
Maximum Power Dissipation
500 mW
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Operating Temperature Range
- 40 C to + 125 C
Output Current
25 mA
Power Dissipation
500 mW
Part # Aliases
74HC132D-Q100,118
NXP Semiconductors
74HC_HCT132_Q100
Product data sheet
Fig 11. Average additional supply current as a function of V
Fig 12. Average additional supply current as a function of V
(1) Positive-going edge.
(2) Negative-going edge.
(1) Positive-going edge.
(2) Negative-going edge.
0.1V
0.1V
CC
CC
to 0.9V
to 0.9V
CC
CC
.
.
DYHUDJH
DYHUDJH
$
$
,
,
&&
&&
All information provided in this document is subject to legal disclaimers.
74HC132-Q100; 74HCT132-Q100
Rev. 2 — 13 August 2012
SRVLWLYHJRLQJ
HGJH
QHJDWLYHJRLQJ
SRVLWLYHJRLQJ
CC
CC
HGJH
HGJH
for 74HC132-Q100; linear change of V
for 74HCT132-Q100; linear change of V
QHJDWLYHJRLQJ
9
9
&&
&&
HGJH
DDD
DDD
9
9
Quad 2-input NAND Schmitt trigger
© NXP B.V. 2012. All rights reserved.
I
between
I
between
11 of 18