24AA02E48-I/SN Microchip Technology, 24AA02E48-I/SN Datasheet - Page 9

• Manufacturer Part Number: 24AA02E48-I/SN
• Description: IC EEPROM 2KBIT 400KHZ 8SOIC
• Manufacturer: Microchip Technology

Specifications of 24AA02E48-I/SN

• Memory Size: 2K (256 x 8)
• Package / Case: 8-SOIC (3.9mm Width)
• Format - Memory: EEPROMs - Serial (with MAC Address)
• Memory Type: EEPROM
• Speed: 100kHz, 400kHz
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 1.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Organization: 256 K x 8
• Interface Type: I2C
• Maximum Clock Frequency: 0.1 MHz
• Access Time: 3500 ns
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1.7 V
• Maximum Operating Current: 3 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 1.8 V , 2.5 V , 3.3 V , 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant, Lead free / RoHS Compliant

6.0
6.1
Following the Start condition from the master, the
device code (4 bits), the chip address (3 bits) and the
R/W bit which is a logic-low, is placed onto the bus by
the master transmitter. This indicates to the addressed
slave receiver that a byte with a word address will fol-
low once it has generated an Acknowledge bit during
the ninth clock cycle. Therefore, the next byte transmit-
ted by the master is the word address and will be writ-
ten into the Address Pointer of the 24AAXXXE48. After
receiving another Acknowledge signal from the
24AAXXXE48, the master device will transmit the data
word to be written into the addressed memory location.
The 24AAXXXE48 acknowledges again and the mas-
ter generates a Stop condition. This initiates the inter-
nal write cycle and, during this time, the 24AAXXXE48
will not generate Acknowledge signals (Figure 6-1).
6.2
The write-control byte, word address and the first data
byte are transmitted to the 24AAXXXE48 in the same
way as in a byte write. However, instead of generating
a Stop condition, the master transmits up to 8 data bytes
to the 24AAXXXE48, which are temporarily stored in the
on-chip page buffer and will be written into memory
once the master has transmitted a Stop condition. Upon
receipt of each word, the three lower-order Address
Pointer bits (four for the 24AA025E48) are internally
incremented by ‘
the 24AA025E48) of the word address remain constant.
FIGURE 6-1:
FIGURE 6-2:
 2010 Microchip Technology Inc.
SDA Line
Bus Activity
Master
Bus Activity
SDA Line
Bus Activity
Master
Bus Activity
Note:
Note:
WRITE OPERATION
Byte Write
Page Write
* Bits A0, A1 and A2 are “don’t cares” for the 24AA02E48.
* Bits A0, A1 and A2 are “don’t cares” for the 24AA02E48.
1
’. The higher-order five bits (four for
S
S
T
A
R
T
BYTE WRITE
PAGE WRITE
1 0 1 0
S
T
A
R
T
S
1 0 1 0
Control
Byte
Control
Byte
A2 A1 A0
Select
*
Chip
Bits
A2* A1*A0*
*
Select
Chip
*
Bits
0
A
C
K
Address (n)
0
Word
A
C
K
24AA02E48/24AA025E48
A
C
K
Address
Word
If the master should transmit more than 8 words (16 for
the 24AA025E48) prior to generating the Stop condi-
tion, the address counter will roll over and the previously
received data will be overwritten. As with the byte write
operation, once the Stop condition is received an inter-
nal write cycle will begin (Figure 6-2).
6.3
The upper half of the array (80h-FFh) is permanently
write-protected. Write operations to this address range
are inhibited. Read operations are not affected.
The remaining half of the array (00h-7Fh) can be
written to and read from normally.
Data (n)
Note:
Write Protection
Page write operations are limited to writing
bytes within a single physical page
regardless of the number of bytes
actually being written. Physical page
boundaries start at addresses that are
integer multiples of the page buffer size (or
‘page size’) and end at addresses that are
integer multiples of [page size – 1]. If a
page write command attempts to write
across a physical page boundary, the
result is that the data wraps around to the
beginning of the current page (overwriting
data previously stored there), instead of
being written to the next page, as might be
expected. It is therefore necessary for the
application software to prevent page write
operations that would attempt to cross a
page boundary.
A
C
K
A
C
K
Data (n + 1)
Data
A
C
K
Data (n + 7)
DS22124D-page 9
A
C
K
P
S
T
O
P
A
C
K
S
T
O
P
P