DS2153Q-A7 Maxim Integrated, DS2153Q-A7 Datasheet - Page 17
![no-image](/images/no-image-200.jpg)
DS2153Q-A7
Manufacturer Part Number
DS2153Q-A7
Description
Network Controller & Processor ICs
Manufacturer
Maxim Integrated
Datasheet
1.DS2153QN-A7.pdf
(60 pages)
Specifications of DS2153Q-A7
Product
Framer
Number Of Transceivers
1
Supply Current (max)
65 mA
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
PLCC-44
Minimum Operating Temperature
0 C
Operating Supply Voltage
5 V
Supply Voltage - Max
5.25 V
Supply Voltage - Min
4.75 V
Part # Aliases
90-2153Q-A70
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS2153Q-A7
Manufacturer:
DALLAS
Quantity:
5 530
Company:
Part Number:
DS2153Q-A7
Manufacturer:
DALLAS
Quantity:
6 250
Company:
Part Number:
DS2153Q-A7
Manufacturer:
HIT
Quantity:
3 000
Company:
Part Number:
DS2153Q-A7+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
4.1 Local Loopback
When CCR2.0 is set to a 1, the DS2153Q will be forced into Local Loopback (LLB). In this loopback,
data will continue to be transmitted as normal through the transmit side of the SCT. Data being received
at RTIP and RRING will be replaced with the data being transmitted. Data in this loopback will pass
through the jitter attenuator. See
4.2 Remote Loopback
When CCR2.1 is set to a 1, the DS2153Q will be forced into Remote Loopback (RLB). In this loopback,
data recovered off the E1 line from the RTIP and RRING pins will be transmitted back onto the E1 line
(with any BPVs that might have occurred intact) via the TTIP and TRING pins. Data will continue to
pass through the receive side of the DS2153Q as it would normally and the data at the TSER input will be
ignored. Data in this loopback will pass through the jitter attenuator. See
4.3 Framer Loopback
When CCR1.7 is set to a 1, the DS2153Q will enter a Framer Loopback (FLB) mode. This loopback is
useful in testing and debugging applications. In FLB, the DS2153Q will loop data from the transmit side
back to the receive side. When FLB is enabled, the following will occur:
The RCLK output will be replaced with the TCLK input.
4.4 Automatic Alarm Generation
When either CCR2.4 or CCR2.5 is set to 1, the DS2153Q monitors the receive side to determine if any of
the following conditions are present: loss of receive frame synchronization, AIS alarm (all 1s) reception,
or loss of receive carrier (or signal). If any one (or more) of the above conditions is present, then the
DS2153Q will either force an AIS alarm (if CCR2.5 = 1) or a Remote Alarm (CCR2.4 = 1) to be
transmitted via the TTIP and TRING pins. It is an illegal state to have both CCR2.4 and CCR2.5 set to 1
at the same time.
4.5
On power-up, after the supplies are stable, the DS2153Q should be configured for operation by writing to
all of the internal registers (this includes setting the Test Register) since the contents of the internal
registers cannot be predicted on power-up. Next, the LIRST bit should be toggled from 0 to 1 to reset the
line interface circuitry (it will take the DS2153Q about 40ms to recover from the LIRST being toggled).
Finally, after the SYSCLK input is stable, the ESR bit should be toggled from a 0 to a 1 and back to 0
(this step can be skipped if the elastic stores are disabled).
1) Data will be transmitted at TTIP and TRING.
2) Data off the E1 line at RTIP and RRING will be ignored.
Power-Up Sequence
Figure 1-1
for more details.
17 of 60
Figure 1-1
for more details.