PCU9955TW,118 NXP Semiconductors, PCU9955TW,118 Datasheet
PCU9955TW,118
Specifications of PCU9955TW,118
Related parts for PCU9955TW,118
PCU9955TW,118 Summary of contents
Page 1
PCU9955 16-channel UFm I Rev. 2 — 2 October 2012 1. General description The PCU9955 is an Ultra-Fast mode (UFm) I current LED driver optimized for dimming and blinking 57 mA Red/Green/Blue/Amber (RGBA) LEDs in amusement products. Each LEDn output ...
Page 2
... NXP Semiconductors 2. Features and benefits 16 LED drivers. Each output programmable at: Off On Programmable LED brightness Programmable group dimming/blinking mixed with individual LED brightness Programmable LEDn output enable delay to reduce EMI and surge currents 16 constant current output channels can sink mA, tolerate when OFF ...
Page 3
... NXP Semiconductors ESD protection exceeds 2000 V HBM per JESD22-A114 and 750 V CDM per JESD22-C101 Latch-up testing is done to JEDEC Standard JESD78 Class II, Level B Package offered: HTSSOP28 3. Applications Amusement products RGB or RGBA LED drivers LED status information ...
Page 4
... NXP Semiconductors 5. Block diagram PCU9955 USCL INPUT FILTER USDA POWER- RESET 200 kΩ INPUT RESET FILTER REGISTER X BRIGHTNESS ÷ 256 31.25 kHz 8 MHz OSCILLATOR Dim repetition rate = 122 Hz. Blink repetition rate = every 16.8 seconds. Fig 1. Block diagram of PCU9955 PCU9955 Product data sheet ...
Page 5
... NXP Semiconductors 6. Pinning information 6.1 Pinning (1) Thermal pad; connected to V Fig 2. 6.2 Pin description Table 2. Symbol REXT LED0 LED1 LED2 LED3 LED4 LED5 LED6 LED7 LED8 LED9 LED10 LED11 LED12 PCU9955 Product data sheet 16-channel UFm I REXT PCU9955TW 4 A2 ...
Page 6
... NXP Semiconductors Table 2. Symbol LED13 LED14 LED15 RESET USCL USDA [1] In order to obtain the best system level ESD performance, a standard pull-up resistor (10 k typical) is required for any address pin connecting to V performance, please refer to application notes AN10897 and AN11131. ...
Page 7
... NXP Semiconductors Fig 3. The last bit of the address byte defines the operation to be performed. Only writes to PCU9955 are supported, therefore the last bit is set to 0. 7.1.2 LED All Call I • Default power-up value (ALLCALLADR register): E0h or 1110 000X • Programmable through I • ...
Page 8
... NXP Semiconductors When the Auto-Increment Flag is set (AIF = logic 1), the seven low order bits of the Control register are automatically incremented after a write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AI0 values of MODE1 register. ...
Page 9
... NXP Semiconductors When the Control register is written, the register entry point determined by D[6:0] is the first register that will be addressed and can be anywhere between 00h and 41h (as defined in which the register increment stops and goes to the next one is determined by AIF, AI1 and AI0 ...
Page 10
... NXP Semiconductors Table 4. Register summary …continued Register number (hexadecimal) 15h 16h 17h 18h 19h 1Ah to 21h - - - 22h 23h 24h 25h 26h 27h 28h 29h 2Ah 2Bh ...
Page 11
... NXP Semiconductors 7.3.1 MODE1 — Mode register 1 Table 5. Legend: * default value. Bit Symbol 7 AIF 6 AI1 5 AI0 4 SLEEP 3 SUB1 2 SUB2 1 SUB3 0 ALLCALL It takes 500 s max. for the oscillator and running once SLEEP bit has been set to logic 0. Timings [1] on LEDn outputs are not guaranteed if PWMx, GRPPWM or GRPFREQ registers are accessed within the 500 ...
Page 12
... NXP Semiconductors [1] Change of the outputs at the STOP command allows synchronizing outputs of more than one PCU9955. Applicable to registers from 02h (LEDOUT0) to 3Ah (OFFSET) only. 7.3.3 LEDOUT0 to LEDOUT3, LED driver output state Table 7. Legend: * default value. Address 02h 03h 04h 05h LDRx = 00 — LED driver x is off (default power-up state 15). ...
Page 13
... NXP Semiconductors General brightness for the 16 outputs is controlled through 256 linear steps from 00h (0 % duty cycle = LEDn output off) to FFh (99.6 % duty cycle = maximum brightness). Applicable to LEDn outputs programmed with LDRx = 11 (LEDOUT0 to LEDOUT3 registers). When DMBLNK bit is programmed with logic 1, GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ contains the blinking period (from ...
Page 14
... NXP Semiconductors Table 10. Address Register Bit 17h 18h 19h A 31.25 kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0 % duty cycle = LEDn output off) to FFh (99.6 % duty cycle = LEDn output at maximum brightness). Applicable to LEDn outputs programmed with LDRx = (LEDOUT0 to LEDOUT3 registers) ...
Page 15
... NXP Semiconductors 7.3.8 OFFSET — LEDn output delay offset register Table 12. Legend: * default value. Address 3Ah The PCU9955 can be programmed to have turn-on delay between LEDn outputs. This helps to reduce peak current for the V The order in which the LEDn outputs are enabled will always be the same (channel 0 will enable first and channel 15 will enable last) ...
Page 16
... NXP Semiconductors 7.3.9 LED bit Sub Call I Table 13. Legend: * default value. Address Register 3Bh 3Ch 3Dh Default power-up values are ECh, ECh, ECh. At power-up, SUBADR1 is enabled while SUBADR2 and SUBADR3 are disabled. The power-up default bit subaddress of ECh indicates that this device is a 16-channel LED driver. ...
Page 17
... NXP Semiconductors 7.3.12 PWMALL — brightness control for all LEDn outputs When programmed, the value in this register will be used for PWM duty cycle for all the LEDn ( 15) outputs. Table 15. Legend: * default value. Address 42h Remark: Write to any of the PWM0 to PWM15 registers will overwrite the value in corresponding PWMn register. 7.3.13 IREFALL — ...
Page 18
... NXP Semiconductors Example each channel can be programmed with its individual IREFx in 256 steps and in 225 A increments to a maximum output current of 57.375 mA independently. Example each channel can be programmed with its individual IREFx in 256 steps and in 112.5 A increments to a maximum output channel of 28.687 mA independently. ...
Page 19
... NXP Semiconductors 7.3.15 Overtemperature protection If the PCU9955 chip temperature exceeds its limit (T channels will be disabled until the temperature drops below its limit minus a small hysteresis (T th(otp) event. 7.4 Power-on reset When power is applied to V condition until V PCU9955 registers and I zeroes) causing all the channels to be deselected. Thereafter, V than 1 V and stay LOW for longer than 20 ...
Page 20
... NXP Semiconductors Fig 7. 7.7 Individual brightness control with group dimming/blinking A 31.25 kHz fixed frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control individually the brightness for each LED. On top of this signal, one of the following signals can be superimposed (this signal can be applied to the 16 LEDn output control registers LEDOUT0 to LEDOUT3): • ...
Page 21
... NXP Semiconductors 8. Characteristics of the PCU9955 Ultra Fast-mode I The PCU9955 LED controller uses the new Ultra Fast-mode (UFm) I communicate with the UFm I Fast-mode Plus (Fm+) I line (USDA) and a serial clock line (USCL). The UFm is a unidirectional bus that is capable of higher frequency ( MHz). The UFm I receive-only mode ...
Page 22
... NXP Semiconductors 8.2 System configuration A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The device that controls the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’ (see MASTER UFm TRANSMITTER Fig 11. System configuration 8 ...
Page 23
... NXP Semiconductors 9. Bus transactions slave address START condition (1) See Table 4 for register definition. Fig 13. Write to a specific register slave address START condition W this bit is always = 1 ALLCALL address register data (cont.) 1 this bit is ...
Page 24
START condition W register selection this bit is Auto-Increment on always = 1 PWM14 register data PWM15 register data (cont.) 1 this bit ...
Page 25
... NXP Semiconductors slave address sequence ( START condition 2 LED All Call I C address sequence ( START condition LEDOUT1 register (LED fully ON) (cont (1) In this example, several PCU9955s are used and the same sequence (A) (above) is sent to each of them. ...
Page 26
... NXP Semiconductors 10. Application design-in information (1) A standard 10 k pull-up resistor is required to obtain the best system level ESD performance. Fig 17. Typical application 10.1 Thermal considerations Since the PCU9955 device integrates 16 linear current sources, thermal considerations should be taken into account to prevent overheating, which can cause the device to go into thermal shutdown. Perhaps the major contributor for device’ ...
Page 27
... NXP Semiconductors string. Reducing this to a minimum (e.g., 0.8 V) helps to keep the power dissipation down. Therefore LEDs binning is recommended to minimize LED voltage forward variation and reduce power dissipation in the device. In order to ensure that the device will not go into thermal shutdown when operating under certain application conditions, its junction temperature (T that is below the overtemperature threshold limit (125 ...
Page 28
... NXP Semiconductors T calculation C + (31 C/W 2 118.2 This confirms that the junction temperature is below the minimum overtemperature threshold of 125 C, which ensures the device will not go into thermal shutdown under these conditions important to mention that the value of the thermal resistance junction-to-ambient (R ) strongly depends in the PCB design ...
Page 29
... NXP Semiconductors 13. Static characteristics Table 19. Static characteristics 5 amb Symbol Parameter Supply V supply voltage DD I supply current DD I supply current DD I standby current stb V power-on reset voltage POR V power-down reset voltage PDR Input USCL; input USDA V LOW-level input voltage ...
Page 30
... NXP Semiconductors Table 19. Static characteristics 5 amb Symbol Parameter Overtemperature protection T overtemperature protection th(otp) threshold temperature [1] V must be lowered to 0 order to reset part. DD 14. Dynamic characteristics Table 20. Dynamic characteristics All the timing limits are valid within the operating supply voltage and ambient temperature range; V ...
Page 31
... NXP Semiconductors START protocol condition ( SU;STA LOW USCL t BUF USDA t HD;STA Rise and fall times refer Fig 19. I C-bus timing diagram 15. Test information Fig 20. Test circuitry for switching times PCU9955 Product data sheet 16-channel UFm I bit 7 bit 1 bit 6 MSB ...
Page 32
... NXP Semiconductors 16. Package outline HTSSOP28: plastic thermal enhanced thin shrink small outline package; 28 leads; body width 4.4 mm; lead pitch 0.65 mm; exposed die pad y exposed die pad side pin 1 index 1 e Dimensions Unit max 1.1 0.15 0.95 mm nom 0.10 0.90 0.25 min 0.05 0.85 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. ...
Page 33
... NXP Semiconductors 17. Handling information All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling ensure that the appropriate precautions are taken as described in JESD625-A or equivalent standards. 18. Soldering of SMD packages This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 “ ...
Page 34
... NXP Semiconductors • Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave • Solder bath specifications, including temperature and impurities 18.4 Reflow soldering Key characteristics in reflow soldering are: • ...
Page 35
... NXP Semiconductors Fig 22. Temperature profiles for large and small components For further information on temperature profiles, refer to Application Note AN10365 “Surface mount reflow soldering description”. 19. Abbreviations Table 23. Acronym ACK CDM DUT EMC ESD FET HBM 2 I C-bus LCD LED LSB MSB ...
Page 36
... NXP Semiconductors 20. References [1] AN10897, “A guide to designing for ESD and EMC” — NXP Semiconductors [2] AN11131, “How to improve system level ESD performance” — NXP Semiconductors 21. Revision history Table 24. Revision history Document ID Release date PCU9955 v.2 20121002 • Table 5 “MODE1 - Mode register 1 (address 00h) bit Modifications: changed from “ ...
Page 37
... Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice ...
Page 38
... PCU9955 Product data sheet 16-channel UFm I own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors’ standard warranty and NXP Semiconductors’ product specifications. ...
Page 39
... NXP Semiconductors 24. Contents 1 General description . . . . . . . . . . . . . . . . . . . . . . 1 2 Features and benefits . . . . . . . . . . . . . . . . . . . . 2 3 Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 4 Ordering information . . . . . . . . . . . . . . . . . . . . . 3 5 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 4 6 Pinning information . . . . . . . . . . . . . . . . . . . . . . 5 6.1 Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 6.2 Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 5 7 Functional description . . . . . . . . . . . . . . . . . . . 6 7.1 Device addresses . . . . . . . . . . . . . . . . . . . . . . . 6 2 7.1.1 Regular I C-bus slave address 7.1.2 LED All Call I C-bus address . . . . . . . . . . . . . . 7 2 7.1.3 LED bit Sub Call I C-bus addresses ...