74LVX132MTC_Q Fairchild Semiconductor, 74LVX132MTC_Q Datasheet
74LVX132MTC_Q
Specifications of 74LVX132MTC_Q
Related parts for 74LVX132MTC_Q
74LVX132MTC_Q Summary of contents
Page 1
... MTC14 Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 General Description The LVX132 contains four 2-input NAND Schmitt Trigger Gates ...
Page 2
... Connection Diagram Pin Description Pin Names Descriptions Inputs Outputs n ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 Logic Diagram 2 www.fairchildsemi.com ...
Page 3
... Input Voltage I V Output Voltage O T Operating Temperature Input Rise and Fall Time Note: 1. Unused inputs must be held HIGH or LOW. They may not float. ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 Parameter –0.5V I (1) Parameter 3 Rating –0.5V to +7.0V –20mA –0. –20mA +20mA – ...
Page 4
... V Quiet Output Maximum Dynamic V OLP V Quiet Output Minimum Dynamic V OLV V Minimum HIGH Level Dynamic Input Voltage IHD V Maximum LOW Level Dynamic Input Voltage ILD Note: 2. Input t t 3ns r f ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 V (V) Conditions Min. CC 3.0 3.0 0.9 3.0 0.3 2 1.9 IN ...
Page 5
... Input Capacitance IN C Power Dissipation Capacitance PD Note defined as the value of the internal equivalent capacitance which is calculated from the operating current PD consumption without load. Average operating current can be obtained by the eqation: I ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4 (V) C (pF) Min 2 3.3 ± ...
Page 6
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 7
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 8
... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...
Page 9
... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...