PCF8594C-2P/02,112 NXP Semiconductors, PCF8594C-2P/02,112 Datasheet
PCF8594C-2P/02,112
Specifications of PCF8594C-2P/02,112
935195510112
PCF8594C2N
Related parts for PCF8594C-2P/02,112
PCF8594C-2P/02,112 Summary of contents
Page 1
... PCF8594C-2 512 Rev. 05 — 25 October 2004 1. Description The PCF8594C floating gate Electrically Erasable Programmable Read Only Memory (EEPROM) with 4 kbits (512 internal redundant storage code fault tolerant to single bit errors. This feature dramatically increases the reliability compared to conventional EEPROMs. Power consumption is low due to the full CMOS technology used. The programming voltage is generated on-chip, using a voltage multiplier ...
Page 2
... Ordering information Package Name Description DIP8 plastic dual in-line package; 8 leads (300 mil) SO8 plastic small outline package 8 leads (straight); body width 3.9 mm Ordering options Topside mark PCF8594C-2 8594C-2 Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface Min Typ Max Unit 2 ...
Page 3
... PCF8594C-2 6 SCL INPUT 5 FILTER SDA n ADDRESS SHIFT SWITCH REGISTER 3 A2 TEST MODE DECODER POWER-ON-RESET Fig 1. Block diagram C-BUS CONTROL LOGIC ADDRESS BYTE HIGH COUNTER REGISTER 3 BYTE 4 ADDRESS LATCH EEPROM 8 POINTER (8 bytes) ...
Page 4
... Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface PTC SCL 6 5 SDA 2 C-bus) 2 C-bus) © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 5
... The Most Significant Bit (MSB) ‘b7’ is sent first. A2 and A1 are hardware selectable pins and A0 is software selectable pin. A system could have up to four PCF8594C-2 devices on the same I equivalent kbit EEPROM or 4 devices of 512 bytes of memory. A0 selects the lower (logic level ‘0’) or the higher (logic level ‘1’) 256-byte page on the selected device ...
Page 6
... Data transfer is unlimited in the read mode. The information is transmitted in bytes and each receiver acknowledges with a ninth bit. Within the I fast-speed mode (400 kHz clock rate) are defined. The PCF8594C-2 operates in only the standard-speed mode. By definition, a device that sends a signal is called a ‘transmitter’, and the device which receives the signal is called a ‘ ...
Page 7
... EEPROM if the pin WP is HIGH. When the pin WP is HIGH the upper 256 bytes of the EEPROM are write-protected and no acknowledge will be given by the PCF8594C-2 when data is sent. However, an acknowledge will be given after the slave address and the word address. Byte/word write: fi ...
Page 8
... Fig 5. Auto-increment memory word address; two byte write. Page write: initiated in the same manner as the byte write operation. The master can transit eight data bytes within one transmission. After receipt of each byte, the PCF8594C-2 will respond with an acknowledge. The typical E/W time in this mode ...
Page 9
... S SLAVE ADDRESS 0 A R/W Fig 7. Master reads PCF8594C-2 slave after setting word address (write word address; read data); sequential read. S SLAVE ADDRESS Fig 8. Master reads PCF8594C-2 immediately after first byte (read mode); current address read. 9397 750 14221 ...
Page 10
... CMOS EEPROM with I Conditions Z > 500 +85 C; unless otherwise specified. Conditions f = 100 kHz SCL 100 kHz SCL Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface Min Max 0.3 +6.5 V 0.8 +6 +150 40 +85 Min Typ Max 2 200 - - ...
Page 11
... Product data 512 8-bit CMOS EEPROM with +85 C; unless otherwise specified. Conditions mA DD(min amb ; see Figure 9. DD Conditions repeated start Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface Min Typ Max 0.8 - 0.3V DD 0. Min Max 0 100 4 ...
Page 12
... HD;DAT SU;DAT 2 C-bus. Conditions internal oscillator external clock +85 C amb amb HIGH t LOW 1 2 STOP Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface t HD;STA SU;STA SU;STO MBA705 Min Typ Max 100000 1000000 257 MBA697 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 13
... CMOS EEPROM with HIGH t LOW 1 2 STOP HIGH t LOW 1 2 STOP A DATA A DATA negative edge SCL 8-bit Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface n x 256 + 1 MBA698 1153 MBA699 A P (1) undefined 1 2 257 clock ( 513 clock ( 1153 clock ( MBA700 © Koninklijke Philips Electronics N.V. 2004. All rights reserved. ...
Page 14
... REFERENCES JEDEC JEITA MO-001 SC-504-8 Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface SOT97 ( max. 3.60 8.25 10.0 7.62 0.254 1.15 3 ...
Page 15
... 0.25 5.0 4.0 6.2 1.27 1.05 0.19 4.8 3.8 5.8 0.0100 0.20 0.16 0.244 0.05 0.041 0.0075 0.19 0.15 0.228 REFERENCES JEDEC JEITA MS-012 Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface SOT96 detail X ( 1.0 0.7 0.7 0.25 0.25 0.1 0.4 0.6 ...
Page 16
... C (SnPb process) or below 245 C (Pb-free process) – for all the BGA and SSOP-T packages 9397 750 14221 Product data 512 8-bit CMOS EEPROM with I Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface ). stg(max) © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 17
... When using a dedicated tool, all other leads can be soldered in one operation within seconds between 270 and 320 C. 9397 750 14221 Product data 512 8-bit CMOS EEPROM with I 2 called small/thin packages. Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface 3 350 mm so called © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 18
... HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS [7] PLCC , SO, SOJ suitable LQFP, QFP, TQFP not recommended SSOP, TSSOP, VSO, not recommended VSSOP Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface [2] Reflow Dipping [3] suitable not suitable suitable [6] suitable suitable [7][8] ...
Page 19
... Product data; initial version (as PCF85xxC-2 family , 9397 750 01773). 9397 750 14221 Product data 512 8-bit CMOS EEPROM with I 6, third paragraph: change ‘high-speed’ to re-written. Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface © Koninklijke Philips Electronics N.V. 2004. All rights reserved ...
Page 20
... Licenses Purchase of Philips I Rev. 05 — 25 October 2004 PCF8594C-2 2 C-bus interface 2 C components 2 Purchase of Philips I ...
Page 21
... Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 25 October 2004 Document order number: 9397 750 14221 PCF8594C-2 512 8-bit CMOS EEPROM with I 2 C-bus interface ...