IS43R16160B-6TL ISSI, Integrated Silicon Solution Inc, IS43R16160B-6TL Datasheet - Page 25

IC DDR SDRAM 256MBIT 66TSOP

IS43R16160B-6TL

Manufacturer Part Number
IS43R16160B-6TL
Description
IC DDR SDRAM 256MBIT 66TSOP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet

Specifications of IS43R16160B-6TL

Package / Case
66-TSOPII
Memory Size
256M (16Mx16)
Format - Memory
RAM
Memory Type
DDR SDRAM
Speed
166MHz
Interface
Parallel
Voltage - Supply
2.5 V ~ 2.7 V
Operating Temperature
0°C ~ 70°C
Data Bus Width
16 bit
Maximum Clock Frequency
167 MHz
Access Time
0.7 ns
Supply Voltage (max)
2.7 V
Supply Voltage (min)
2.3 V
Maximum Operating Current
250 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
706-1086
IS43R16160B-6TL

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS43R16160B-6TL
Manufacturer:
ISSI
Quantity:
8 000
Part Number:
IS43R16160B-6TL
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS43R16160B-6TLI
Manufacturer:
TEMIC
Quantity:
782
Part Number:
IS43R16160B-6TLI
Manufacturer:
ISSI
Quantity:
20 000
IS43R83200B
IS43R16160B, IC43R16160B
Integrated Silicon Solution, Inc.
Rev. B
DDR SDRAM (Rev.1.1)
10/31/08
READ
after the /CAS Latency from the READ, followed by (BL-1) consecutive data when the Burst Length
is BL. The start address is specified by A0-9(x8)/A0-8(x16), and the address sequence of burst data
is defined by the Burst Type. A READ command may be applied to any active bank, so the row
precharge time (tRP) can be hidden behind continuous output data by interleaving the multiple banks.
When A10 is high at a READ command, the auto-precharge (READA) is performed. Any
command(READ,WRITE,PRE,ACT) to the same bank is inhibited till the internal precharge is
complete. The internal precharge starts at BL/2 after READA. The next ACT command can be
issued after (BL/2+tRP) from the previous READA.
After tRCD from the bank activation, a READ command can be issued. 1st Output data is available
A0-9,11,12
Command
BA0,1
/CLK
DQS
CLK
A10
DQ
ACT
Xa
Xa
00
Preliminary
Preliminary
tRCD
Multi Bank Interleaving READ (BL=8, CL=2)
READ
00
Y
0
/CAS latency
ACT
Xb
Xb
10
Qa0
Qa1
256M Double Data Rate Synchronous DRAM
Qa2
Burst Length
READ
Qa3
Y
0
10
Qa4
Qa5
PRE
00
0
Qa6
Zentel Electronics Corporation
Qa7
Qb0
A3S56D30/40ETP
Qb1
Qb2 Qb3
Qb4
Qb5
Qb7
Qb8
25

Related parts for IS43R16160B-6TL