IS61WV51216BLL-10TLI ISSI, Integrated Silicon Solution Inc, IS61WV51216BLL-10TLI Datasheet - Page 16

IC SRAM 8MBIT 10NS 44TSOP

IS61WV51216BLL-10TLI

Manufacturer Part Number
IS61WV51216BLL-10TLI
Description
IC SRAM 8MBIT 10NS 44TSOP
Manufacturer
ISSI, Integrated Silicon Solution Inc
Datasheet

Specifications of IS61WV51216BLL-10TLI

Format - Memory
RAM
Memory Type
SRAM - Asynchronous
Memory Size
8M (512K x 16)
Speed
10ns
Interface
Parallel
Voltage - Supply
1.65 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TSOP II
Density
8Mb
Access Time (max)
10ns
Sync/async
Asynchronous
Architecture
Not Required
Clock Freq (max)
Not RequiredMHz
Operating Supply Voltage (typ)
2.5/3.3V
Address Bus
19b
Package Type
TSOP-II
Operating Temp Range
-40C to 85C
Number Of Ports
1
Supply Current
95mA
Operating Supply Voltage (min)
2.4V
Operating Supply Voltage (max)
3.6V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Word Size
16b
Number Of Words
512K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
706-1107
IS61WV51216BLL-10TLI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IS61WV51216BLL-10TLI
Manufacturer:
ISSI
Quantity:
109
Part Number:
IS61WV51216BLL-10TLI
Manufacturer:
ISSI/42
Quantity:
694
Part Number:
IS61WV51216BLL-10TLI
Manufacturer:
ISSI
Quantity:
20 000
Part Number:
IS61WV51216BLL-10TLI
Quantity:
89
IS61WV51216ALL
IS61WV51216BLL
IS64WV51216BLL
AC WAVEFORMS
WRITE CYCLE NO. 4
16
Notes:
1. The internal Write time is defined by the overlap of CE = LOW, UB and/or LB = LOW, and WE = LOW. All signals must be in valid states to initiate a Write, but
2. Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.
any can be deasserted to terminate the Write. The
ADDRESS
UB, LB
D
OUT
WE
D
OE
CE
IN
LOW
DATA UNDEFINED
(LB, UB Controlled, Back-to-Back Write)
t
HZWE
ADDRESS 1
t
SA
t
,
t
SD
HA
t
t
SA
WORD 1
WC
,
t
t
PBW
SD
HIGH-Z
, and
DATA
VALID
t
IN
HD
timing is referenced to the rising or falling edge of the signal that terminates the Write.
t
t
HD
HA
t
SA
ADDRESS 2
Integrated Silicon Solution, Inc. — www.issi.com
(1,3)
t
t
SD
WC
WORD 2
t
PBW
DATA
VALID
IN
t
LZWE
t
HD
t
HA
UB_CEWR4.eps
10/01/09
Rev. F

Related parts for IS61WV51216BLL-10TLI