M95256-WMN6TP STMicroelectronics, M95256-WMN6TP Datasheet - Page 27

IC EEPROM 256KBIT 5MHZ 8SOIC

M95256-WMN6TP

Manufacturer Part Number
M95256-WMN6TP
Description
IC EEPROM 256KBIT 5MHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheets

Specifications of M95256-WMN6TP

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
256K (32K x 8)
Speed
5MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Organization
32 K x 8
Interface Type
SPI
Maximum Clock Frequency
5 MHz
Access Time
60 ns
Supply Voltage (max)
6.5 V
Supply Voltage (min)
2.5 V
Maximum Operating Current
5 mA
Maximum Operating Temperature
+ 130 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage
2.5 V, 5.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-8691-2
M95256-WMN6TP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M95256-WMN6TP
Manufacturer:
STMicroelectronics
Quantity:
70 032
Part Number:
M95256-WMN6TP
Manufacturer:
ST
Quantity:
1 000
Part Number:
M95256-WMN6TP
Manufacturer:
ST
Quantity:
1 000
Part Number:
M95256-WMN6TP
Manufacturer:
ST
0
Part Number:
M95256-WMN6TP
Manufacturer:
ST
Quantity:
300
Part Number:
M95256-WMN6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M95256-WMN6TP
0
Company:
Part Number:
M95256-WMN6TP
Quantity:
9 000
Company:
Part Number:
M95256-WMN6TP
Quantity:
9 000
Company:
Part Number:
M95256-WMN6TP
Quantity:
30 000
Part Number:
M95256-WMN6TPKHB
Manufacturer:
ST
0
M95256-DR, M95256, M95256-W, M95256-R
7.1
In applications where the bus master might enter a state where all SPI bus inputs/outputs
would be in high impedance at the same time (for example, if the bus master is reset during
the transmission of an instruction), the clock line (C) must be connected to an external pull-
down resistor so that, if all inputs/outputs become high impedance, the C line is pulled low
(while the S line is pulled high): this ensures that S and C do not become high at the same
time, and so, that the t
SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in
bus master is in Stand-by mode and not transferring data:
Figure 18. SPI modes supported
CPOL
0
1
CPOL=0, CPHA=0
CPOL=1, CPHA=1
C remains at 0 for (CPOL=0, CPHA=0)
C remains at 1 for (CPOL=1, CPHA=1)
CPHA
0
1
D
Q
C
C
SHCH
MSB
requirement is met. The typical value of R is 100 k .
Doc ID 12276 Rev 13
Figure
18, is the clock polarity when the
Connecting to the SPI bus
MSB
AI01438B
27/47

Related parts for M95256-WMN6TP