IDT709269S12PF IDT, Integrated Device Technology Inc, IDT709269S12PF Datasheet
IDT709269S12PF
Specifications of IDT709269S12PF
800-1371
Available stocks
Related parts for IDT709269S12PF
IDT709269S12PF Summary of contents
Page 1
... Features True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed clock to data access – Commercial: 6.5/7.5/9/12/15ns (max.) – Industrial: 12ns (max.) Low-power operation – IDT709279/69S Active: 950mW (typ.) Standby: 5mW (typ.) – IDT709279/69L Active: 950mW (typ.) Standby: 1mW (typ.) ...
Page 2
... High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Description The IDT709279/ high-speed 32/16K x 16 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. ...
Page 3
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Pin Names Left Port Right Port CE CE Chip Enables , R/W R/W Read/Write Enable Output Enable L R (1) ...
Page 4
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Truth Table II—Address Counter Control Previous Internal External Internal Address Address Address Used CLK ↑ ↑ ↑ ...
Page 5
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM DC Electrical Characteristics Over the Operating Temperature Supply Voltage Range Symbol Parameter ( Input Leakage Current Output Leakage Current LO V Output Low Voltage OL V ...
Page 6
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter CE I Dynamic Operating CC Current Outputs Disabled (Both Ports Active Standby Current ...
Page 7
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM AC Test Conditions Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load DATA OUT 347Ω Figure 1. AC Output Test load. , tCD 1 tCD ...
Page 8
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) Symbol Parameter (2) t Clock Cycle Time (Flow-Through) CYC1 (2) t Clock Cycle Time (Pipelined) CYC2 (2) t ...
Page 9
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Timing Waveform of Read Cycle for Flow-Through Output (3,7) (FT/PIPE = V ) "X" CH1 CLK UB, ...
Page 10
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Timing Waveform of a Bank Select Pipelined Read t CYC2 t t CH2 CL2 CLK ADDRESS (B1 0(B1) DATA OUT(B1) ...
Page 11
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Timing Waveform with Port-to-Port Flow-Through Read CLK "A" R/W "A" ADDRESS "A" MATCH DATA VALID IN "A" CLK "B" ...
Page 12
... Output state (High, Low, or High-impedance) is determined by the previous cycle control signals UB, LB, and ADS = V , CNTEN, and CNTRST = Addresses do not have to be accessed sequentially since ADS = V only. 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity. CL2 ...
Page 13
... Output state (High, Low, or High-impedance is determined by the previous cycle control signals UB, LB, and ADS = V , CNTEN, and CNTRST = Addresses do not have to be accessed sequentially since ADS = V only. 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity. t CL1 ...
Page 14
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Timing Waveform of Pipelined Read with Address Counter Advance t CYC2 t t CH2 CL2 CLK ADDRESS SAD HAD ADS CNTEN (2) DATA Qx ...
Page 15
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs) t CYC2 t CH2 CLK ADDRESS An (3) INTERNAL An ADDRESS t t SAD HAD ...
Page 16
... LOW to HIGH transition of the clock signal. An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications. A HIGH LOW on CE for one clock cycle will power down ...
Page 17
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Ordering Information XXXXX A 99 Device Power Speed Package Type NOTES: 1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office. Ordering Information for Flow-through ...
Page 18
IDT709279/69S/L High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM Datasheet Document History 12/9/98: Initiated datasheet document history Converted to new format Cosmetic and typographical corrections Added additional notes to pin configurations Pages 13 & 14 Updated timing waveforms Page 15 ...