SST89E554RC-40-C-NJ Microchip Technology, SST89E554RC-40-C-NJ Datasheet - Page 55
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
SST89E554RC-40-C-NJ
Manufacturer Part Number
SST89E554RC-40-C-NJ
Description
8-bit Microcontrollers - MCU 32KB+8KB 40ns
Manufacturer
Microchip Technology
Datasheet
1.SST89E564RD-40-I-NJE.pdf
(90 pages)
Specifications of SST89E554RC-40-C-NJ
Core
8051
Data Bus Width
8 bit
Maximum Clock Frequency
40 MHz
Program Memory Size
32 KB
Data Ram Size
1 KB
On-chip Adc
No
Operating Supply Voltage
4.5 V to 5.5 V
Package / Case
PLCC-44
Mounting Style
SMD/SMT
Data Rom Size
128 B
Interface Type
SPI, UART
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Number Of Programmable I/os
32
Number Of Timers
16 bit
On-chip Dac
No
Processor Series
FlashFlex
Program Memory Type
Flash
Supply Voltage - Max
5.5 V
Supply Voltage - Min
4.5 V
FlashFlex MCU
SST89E564RD / SST89V564RD
SST89E554RC / SST89V554RC
8.3.2 16-Bit Software Timer Mode
The 16-bit software timer mode is used to trigger interrupt
routines, which must occur at periodic intervals. It is setup
by setting both the ECOM and MAT bits in the module’s
CCAPMn register. The PCA timer will be compared to the
module’s capture registers (CCAPnL and CCAPnH) and
when a match occurs, an interrupt will occur, if the CCFn
(CCON SFR) and the ECCFn (CCAPMn SFR) bits for the
module are both set.
©2007 Silicon Storage Technology, Inc.
Write to
CCAPnH
FIGURE
1
CCAPnL
Write to
8-3: PCA C
0
Reset
Enable
OMPARE
CCAPnH
PCA Timer/Counter
16-bit Comparator
CH
M
ODE
CF
(S
CCAPnL
ECOMn CAPPn CAPNn MATn
OFTWARE
CR
CL
0
T
IMER
55
Match
If necessary, a new 16-bit compare value can be loaded
into CCAPnH and CCAPnL during the interrupt routine.
The user should be aware that the hardware temporarily
disables the comparator function while these registers are
being updated so that an invalid match will not occur. Thus,
it is recommended that the user write to the low byte first
(CCAPnL) to disable the comparator, then write to the high
byte (CCAPnH) to re-enable it. If any updates to the regis-
ters are done, the user may want to hold off any interrupts
from occurring by clearing the EA bit. (See Figure 8-3)
CCF4
)
0
CCF3
TOGn
CCF2
0
PWMn ECCFn
CCF1
0
CCF0
1207 F36.2
CCON
CCAPMn
S71207-08-EOL
n=0 to 4
EOL Data Sheet
PCA Interrupt
1/07