24LC32AT-I/ST Microchip Technology, 24LC32AT-I/ST Datasheet - Page 7
![IC EEPROM 32KBIT 400KHZ 8TSSOP](/photos/6/59/65937/c04-086_st_sml.jpg)
24LC32AT-I/ST
Manufacturer Part Number
24LC32AT-I/ST
Description
IC EEPROM 32KBIT 400KHZ 8TSSOP
Manufacturer
Microchip Technology
Datasheet
1.24LC32AT-IOT.pdf
(42 pages)
Specifications of 24LC32AT-I/ST
Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
32K (4K x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
24LC32AT-I/STG
24LC32AT-I/STG
24LC32ATI/ST
24LC32AT-I/STG
24LC32ATI/ST
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
24LC32AT-I/ST
Manufacturer:
MICROCHIP
Quantity:
12 000
Company:
Part Number:
24LC32AT-I/ST
Manufacturer:
Microchip
Quantity:
5 436
Company:
Part Number:
24LC32AT-I/STG
Manufacturer:
E-CMOS
Quantity:
2 880
5.0
A control byte is the first byte received following the
Start condition from the master device (Figure 5-1).
The control byte consists of a four-bit control code. For
the 24XX32A, this is set as ‘1010’ binary for read and
write operations. The next three bits of the control byte
are the Chip Select bits (A2, A1, A0). The Chip Select
bits allow the use of up to eight 24XX32A devices on
the same bus and are used to select which device is
accessed. The Chip Select bits in the control byte must
correspond to the logic levels on the corresponding A2,
A1 and A0 pins for the device to respond. These bits
are in effect the three Most Significant bits of the word
address.
For the SOT-23 and chip scale packages, the address
pins are not available. During device addressing, the
A1, A2, and A0 Chip Selects bits (Figure 5-2) should be
set to ‘0’.
The last bit of the control byte defines the operation to
be performed. When set to a ‘1’, a read operation is
selected. When set to a zero, a write operation is
selected. The next two bytes received define the
address of the first data byte (Figure 5-2). Because
only A11 to A0 are used, the upper four address bits are
“don’t care” bits. The upper address bits are transferred
first, followed by the Less Significant bits.
Following the Start condition, the 24XX32A monitors
the SDA bus checking the device type identifier being
transmitted and, upon receiving a ‘1010’ code and
appropriate device select bits, the slave device outputs
FIGURE 5-2:
2010 Microchip Technology Inc.
1
Control
Code
0
DEVICE ADDRESSING
1
Control Byte
0
A
2
Select
ADDRESS SEQUENCE BIT ASSIGNMENTS
Chip
Bits
A
1
A
0 R/W
x
x
Address High Byte
x
x
11
A
10
A
an Acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the 24XX32A will select a read
or write operation.
FIGURE 5-1:
5.1
The Chip Select bits A2, A1 and A0 can be used to
expand the contiguous address space for up to 256K
bits by adding up to eight 24XX32A devices on the
same bus. In this case, software can use A0 of the con-
trol byte as address bit A12; A1 as address bit A13; and
A2 as address bit A14. It is not possible to sequentially
read across device boundaries.
The SOT-23 and chip scale packages do not support
multiple device addressing on the same bus.
A
9
Start Bit
24AA32A/24LC32A
S
A
8
Contiguous Addressing Across
Multiple Devices
1
Control Code
0
A
7
Slave Address
•
1
Address Low Byte
CONTROL BYTE FORMAT
•
0
•
Read/Write Bit
Chip Select
A2 A1 A0
Acknowledge Bit
•
Bits
x = “don’t care” bit
•
DS21713L-page 7
•
A
0
R/W
ACK