SST25VF016B-75-4I-S2AF Microchip Technology, SST25VF016B-75-4I-S2AF Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
SST25VF016B-75-4I-S2AF
Manufacturer Part Number
SST25VF016B-75-4I-S2AF
Description
IC FLASH SER 16M 75MHZ SPI 8SOIC
Manufacturer
Microchip Technology
Specifications of SST25VF016B-75-4I-S2AF
Memory Type
FLASH
Memory Size
16M (2M x 8)
Format - Memory
FLASH
Speed
75MHz
Interface
SPI Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (5.3mm Width), 8-SOP, 8-SOEIAJ
Ic Interface Type
SPI
Clock Frequency
80MHz
Supply Voltage Range
2.7V To 3.6V
Memory Case Style
SOIC
No. Of Pins
8
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST25VF016B-75-4I-S2AF
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
SST25VF016B-75-4I-S2AF
Manufacturer:
SST/44
Quantity:
5 288
Company:
Part Number:
SST25VF016B-75-4I-S2AF
Manufacturer:
MICROCHIP
Quantity:
3 504
Part Number:
SST25VF016B-75-4I-S2AF
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST25VF016B-75-4I-S2AF-T
Manufacturer:
Microchip Technology
Quantity:
1 650
A Microchip Technology Company
©2011 Silicon Storage Technology, Inc.
Auto Address Increment (AAI)
Block Protection (BP3,BP2, BP1, BP0)
Block Protection Lock-Down (BPL)
The Auto Address Increment Programming-Status bit provides status on whether the device is in Auto
Address Increment (AAI) programming mode or Byte-Program mode. The default at power up is Byte-
Program mode.
The Block-Protection (BP3, BP2, BP1, BP0) bits define the size of the memory area, as defined in
Table 4, to be software protected against any memory Write (Program or Erase) operation. The Write-
Status-Register (WRSR) instruction is used to program the BP3, BP2, BP1 and BP0 bits as long as
WP# is high or the Block-Protect-Lock (BPL) bit is 0. Chip-Erase can only be executed if Block-Protec-
tion bits are all 0. After power-up, BP3, BP2, BP1 and BP0 are set to 1.
WP# pin driven low (V
prevents any further alteration of the BPL, BP3, BP2, BP1, and BP0 bits. When the WP# pin is driven
high (V
0.
Table 4: Software Status Register Block Protection for SST25VF016B
Protection Level
1. X = Don’t Care (RESERVED) default is “0
2. Default at power-up for BP2, BP1, and BP0 is ‘111’. (All Blocks Protected)
None
Upper 1/32
Upper 1/16
Upper 1/8
Upper 1/4
Upper 1/2
All Blocks
All Blocks
IH
), the BPL bit has no effect and its value is “Don’t Care”. After power-up, the BPL bit is reset to
IL
), enables the Block-Protection-Lock-Down (BPL) bit. When BPL is set to 1, it
BP3
X
X
X
X
X
X
X
X
Status Register Bit
BP2
0
0
0
0
1
1
1
1
8
BP1
0
0
1
1
0
0
1
1
2
BP0
0
1
0
1
0
1
0
1
16 Mbit SPI Serial Flash
Protected Memory Address
1E0000H-1FFFFFH
1C0000H-1FFFFFH
1F0000H-1FFFFFH
180000H-1FFFFFH
100000H-1FFFFFH
000000H-1FFFFFH
000000H-1FFFFFH
16 Mbit
SST25VF016B
None
1
S71271-04-000
Data Sheet
T4.0 1271
01/11