M25P16-VMF6TP NUMONYX, M25P16-VMF6TP Datasheet - Page 30

no-image

M25P16-VMF6TP

Manufacturer Part Number
M25P16-VMF6TP
Description
IC FLASH 16MBIT 75MHZ 16SOIC
Manufacturer
NUMONYX
Series
Forté™r
Datasheet

Specifications of M25P16-VMF6TP

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
16M (2M x 8)
Speed
75MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
16-SOIC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
M25P16-VMF6TP
M25P16-VMF6TPTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P16-VMF6TP
Manufacturer:
NUMONYX
Quantity:
5 880
Part Number:
M25P16-VMF6TP
Manufacturer:
MICRON43
Quantity:
3 713
Part Number:
M25P16-VMF6TP
Manufacturer:
ST
Quantity:
8 000
Part Number:
M25P16-VMF6TP
Manufacturer:
ST
0
Part Number:
M25P16-VMF6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P16-VMF6TP TR
Manufacturer:
ST
0
Part Number:
M25P16-VMF6TP4QA
Manufacturer:
ST
0
Part Number:
M25P16-VMF6TP4QA
Manufacturer:
ST
Quantity:
20 000
6.10
30/59
Bulk Erase (BE)
The Bulk Erase (BE) instruction sets all bits to ‘1’ (FFh). Before it can be accepted, a Write
Enable (WREN) instruction must previously have been executed. After the Write Enable
(WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).
The Bulk Erase (BE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code on Serial Data input (D). Chip Select (S) must be driven Low for the entire
duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the Bulk Erase instruction is not executed. As soon as Chip Select (S)
is driven High, the self-timed Bulk Erase cycle (whose duration is t
Bulk Erase cycle is in progress, the Status Register may be read to check the value of the
Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Bulk
Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is
completed, the Write Enable Latch (WEL) bit is reset.
The Bulk Erase (BE) instruction is executed only if all Block Protect (BP2, BP1, BP0) bits
are 0. The Bulk Erase (BE) instruction is ignored if one, or more, sectors are protected.
Figure 17. Bulk Erase (BE) instruction sequence
S
C
D
Figure
0
1
2
17.
Instruction
3
4
5
6
7
BE
AI03752D
) is initiated. While the

Related parts for M25P16-VMF6TP