M29W400DB70N6E NUMONYX, M29W400DB70N6E Datasheet - Page 25
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M29W400DB70N6E
Manufacturer Part Number
M29W400DB70N6E
Description
IC FLASH 4MBIT 70NS 48TSOP
Manufacturer
NUMONYX
Series
Axcell™r
Datasheet
1.M29W400DT70ZE6E.pdf
(48 pages)
Specifications of M29W400DB70N6E
Format - Memory
FLASH
Memory Type
FLASH - Nor
Memory Size
4M (512K x 8 or 256K x 16)
Speed
70ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
48-TSOP
Supply Voltage Range
2.7V To 3.6V
Memory Case Style
TSOP
No. Of Pins
48
Operating Temperature Range
-40°C To +85°C
Access Time
70ns
Memory
RoHS Compliant
Memory Configuration
512K X 8, 256K X 16
Interface Type
Parallel
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
5.3
5.4
5.5
Error bit (DQ5)
The Error bit can be used to identify errors detected by the Program/Erase controller. The
Error bit is set to ’1’ when a Program, Block Erase or Chip Erase operation fails to write the
correct data to the memory. If the Error bit is set a Read/Reset command must be issued
before other commands are issued. The Error bit is output on DQ5 when the Status Register
is read.
Note that the Program command cannot change a bit set to ’0’ back to ’1’ and attempting to
do so will set DQ5 to ‘1’. A Bus Read operation to that address will show the bit is still ‘0’.
One of the Erase commands must be used to set all the bits in a block or in the whole
memory from ’0’ to ’1’
Erase Timer bit (DQ3)
The Erase Timer bit can be used to identify the start of Program/Erase controller operation
during a Block Erase command. Once the Program/Erase controller starts erasing, the
Erase Timer bit is set to ’1’. Before the Program/Erase controller starts the Erase Timer bit is
set to ‘0’ and additional blocks to be erased may be written to the command interface. The
Erase Timer bit is output on DQ3 when the Status Register is read.
Alternative Toggle bit (DQ2)
The Alternative Toggle bit can be used to monitor the Program/Erase controller during Erase
operations. The Alternative Toggle bit is output on DQ2 when the Status Register is read.
During Chip Erase and Block Erase operations the Toggle bit changes from ’0’ to ’1’ to ’0’,
etc., with successive Bus Read operations from addresses within the blocks being erased.
A protected block is treated the same as a block not being erased. Once the operation
completes the memory returns to Read mode.
During Erase Suspend the Alternative Toggle bit changes from ’0’ to ’1’ to ’0’, etc. with
successive Bus Read operations from addresses within the blocks being erased. Bus Read
operations to addresses within blocks not being erased will output the memory cell data as if
in Read mode.
After an Erase operation that causes the Error bit to be set the Alternative Toggle bit can be
used to identify which block or blocks have caused the error. The Alternative Toggle bit
changes from ’0’ to ’1’ to ’0’, etc. with successive Bus Read operations from addresses
within blocks that have not erased correctly. The Alternative Toggle bit does not change if
the addressed block has erased correctly.
Table 7.
Program
Program during
Erase Suspend
Program Error
Chip Erase
Operation
Status Register bits
Any address
Any address
Any address
Any address
Address
(1)
DQ7
DQ7
DQ7
DQ7
0
Toggle
Toggle
Toggle
Toggle
DQ6
DQ5
0
0
1
0
DQ3
–
–
–
1
Toggle
DQ2
–
–
–
RB
0
0
0
0
25/48