CAT93C76LI-G ON Semiconductor, CAT93C76LI-G Datasheet - Page 4

• Manufacturer Part Number: CAT93C76LI-G
• Description: IC EEPROM 8KBIT 3MHZ 8DIP
• Manufacturer: ON Semiconductor

Specifications of CAT93C76LI-G

• Format - Memory: EEPROMs - Serial
• Memory Type: EEPROM
• Memory Size: 8K (1K x 8 or 512 x 16)
• Speed: 3MHz
• Interface: Microwire, 3-Wire Serial
• Voltage - Supply: 1.8 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 8-DIP (0.300", 7.62mm)
• Organization: 1 K x 8 or 512 x 16
• Interface Type: Microwire
• Maximum Clock Frequency: 3 MHz
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 1.8 V
• Maximum Operating Current: 3 mA
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• Minimum Operating Temperature: - 40 C
• Operating Supply Voltage: 2.5 V, 3.3 V, 5 V
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 93C76LI-G

Device Operation
intended for use with industry standard microprocessors.
The CAT93C76 can be organized as either registers of 16
bits or 8 bits. When organized as X16, seven 13−bit
instructions control the read, write and erase operations of
the device. When organized as X8, seven 14−bit instructions
control the read, write and erase operations of the device.
The CAT93C76 operates on a single power supply and will
generate on chip, the high voltage required during any write
operation.
DI pin on the rising edge of the clock (SK). The DO pin is
normally in a high impedance state except when reading data
from the device, or when checking the ready/busy status
after a write operation.
a write operation by selecting the device (CS high) and
polling the DO pin; DO low indicates that the write
operation is not completed, while DO high indicates that the
device is ready for the next instruction. If necessary, the DO
pin may be placed back into a high impedance state during
chip select by shifting a dummy “1” into the DI pin. The DO
pin will enter the high impedance state on the falling edge of
the clock (SK). Placing the DO pin into the high impedance
state is recommended in applications where the DI pin and
the DO pin are to be tied together to form a common DI/O
pin.
logical “1” start bit, a 2−bit (or 4−bit) opcode, 10−bit address
(an additional bit when organized X8) and for write
operations a 16−bit data field (8−bit for X8 organizations).
The most significant bit of the address is “don’t care” but it
must be present.
The CAT93C76 is a 8192−bit nonvolatile memory
Instructions, addresses, and write data are clocked into the
The ready/busy status can be determined after the start of
The format for all instructions sent to the device is a
DO
CS
SK
DI
t
CSS
VALID
t
DIS
t
Figure 2. Synchronous Data Timing
SKHI
http://onsemi.com
t
DIS
t
SKLOW
4
Read
(clocked into the DI pin), the DO pin of the CAT93C76 will
come out of the high impedance state and, after sending an
initial dummy zero bit, will begin shifting out the data
addressed (MSB first). The output data bits will toggle on
the rising edge of the SK clock and are stable after the
specified time delay (t
shifted out and CS remains asserted with the SK clock
continuing to toggle, the device will automatically
increment to the next address and shift out the next data word
in a sequential READ mode. As long as CS is continuously
asserted and SK continues to toggle, the device will keep
incrementing to the next address automatically until it
reaches the end of the address space, then loops back to
address 0. In the sequential READ mode, only the initial data
word is preceeded by a dummy zero bit. All subsequent data
words will follow without a dummy zero bit.
Write
the CS (Chip Select) pin must be deselected for a minimum
of t
clear and data store cycle of the memory location specified
in the instruction. The clocking of the SK pin is not
necessary after the device has entered the self clocking
mode. The ready/busy status of the CAT93C76 can be
determined by selecting the device and polling the DO pin.
Since this device features Auto−Clear before write, it is
NOT necessary to erase a memory location before it is
written into.
Upon receiving a READ command and an address
For the CAT93C76, after the initial data word has been
After receiving a WRITE command, address and the data,
VALID
CSMIN
. The falling edge of CS will start the self clocking
t
t
PD0
DIH
DATA VALID
, t
PD1
PD0
or t
t
CSH
PD1
).
t
CSMN