MT47H32M16BT-3:A TR Micron Technology Inc, MT47H32M16BT-3:A TR Datasheet - Page 109
MT47H32M16BT-3:A TR
Manufacturer Part Number
MT47H32M16BT-3:A TR
Description
IC DDR2 SDRAM 512MBIT 3NS 92FBGA
Manufacturer
Micron Technology Inc
Datasheet
1.MT47H128M4BT-37EA_TR.pdf
(129 pages)
Specifications of MT47H32M16BT-3:A TR
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
512M (32Mx16)
Speed
3ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
92-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
557-1048-1
MT47H32M16BT-3:A
MT47H32M16BT-3:A
- Current page: 109 of 129
- Download datasheet (10Mb)
Figure 65: Data Input Timing
PRECHARGE
PDF: 09005aef82f1e6e2
512MbDDR2.pdf - Rev. O 7/09 EN
Notes:
DQS#
Precharge can be initiated by either a manual PRECHARGE command or by an autopre-
charge in conjunction with either a READ or WRITE command. Precharge will deacti-
vate the open row in a particular bank or the open row in all banks. The PRECHARGE
operation is shown in the previous READ and WRITE operation sections.
During a manual PRECHARGE command, the A10 input determines whether one or all
banks are to be precharged. In the case where only one bank is to be precharged, bank
address inputs determine the bank to be precharged. When all banks are to be pre-
charged, the bank address inputs are treated as “Don’t Care.”
Once a bank has been precharged, it is in the idle state and must be activated prior to
any READ or WRITE commands being issued to that bank. When a single-bank PRE-
CHARGE command is issued,
mand is issued,
DQS
CK#
DM
DQ
CK
1.
2.
3. Subsequent rising DQS signals must align to the clock within
4. WRITE command issued at T0.
5. For x16, LDQS controls the lower byte and UDQS controls the upper byte.
6. WRITE command with WL = 2 (CL = 3, AL = 0) issued at T0.
t
t
DSH (MIN) generally occurs during
DSS (MIN) generally occurs during
T0
WL - t DQSS (NOM)
t
RPA timing applies, regardless of the number of banks opened.
T1
T1n
t WPRE
109
t
T2
DI
RP timing applies. When the PRECHARGE (ALL) com-
t DSH 1
T2n
t DQSL
t DSS 2
t
t
DQSS (MAX).
DQSS (MIN).
Micron Technology, Inc. reserves the right to change products or specifications without notice.
Transitioning Data
T3
3
t DQSH
512Mb: x4, x8, x16 DDR2 SDRAM
t DSH 1
T3n
t WPST
t DSS 2
T4
Don’t Care
©2004 Micron Technology, Inc. All rights reserved.
t
DQSS.
PRECHARGE
Related parts for MT47H32M16BT-3:A TR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IC SDRAM 64MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 64MBIT 5.5NS 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 64MBIT 200MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 64MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 256MBIT 133MHZ 90VFBGA
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 256MBIT 133MHZ 54TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC DDR SDRAM 512MBIT 6NS 66TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 167MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 143MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
SDRAM 256M-BIT 1.8V 54-PIN VFBGA
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 143MHZ 86TSOP
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 125MHZ 54VFBGA
Manufacturer:
Micron Technology Inc
Datasheet:
Part Number:
Description:
IC SDRAM 128MBIT 125MHZ 54VFBGA
Manufacturer:
Micron Technology Inc
Datasheet: