MT48H16M16LFBF-75 IT:G TR Micron Technology Inc, MT48H16M16LFBF-75 IT:G TR Datasheet - Page 26

• Manufacturer Part Number: MT48H16M16LFBF-75 IT:G TR
• Description: IC SDRAM 256MBIT 132MHZ 54VFBGA
• Manufacturer: Micron Technology Inc

Specifications of MT48H16M16LFBF-75 IT:G TR

• Format - Memory: RAM
• Memory Type: Mobile SDRAM
• Memory Size: 256M (16Mx16)
• Speed: 132MHz
• Interface: Parallel
• Voltage - Supply: 1.7 V ~ 1.95 V
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 54-VFBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 557-1325-2

Figure 13:
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
256mb_x16_sdram_y36m_1.fm - Rev G 6/09 EN
Random READ Accesses
Note:
Note:
COMMAND
COMMAND
Data from any READ burst may be truncated with a subsequent WRITE command, and
data from a fixed-length READ burst may be immediately followed by data from a
WRITE command (subject to bus turnaround limitations). The WRITE burst may be
initiated on the clock edge immediately following the last (or last desired) data element
from the READ burst, provided that I/O contention can be avoided. In a given system
design, there may be a possibility that the device driving the input data will go Low-Z
before the SDRAM DQs go High-Z. In this case, at least a single-cycle delay should occur
between the last read data and the WRITE command.
The DQM input is used to avoid I/O contention, as shown in Figure 14 on page 27 and
Figure 15 on page 28. The DQM signal must be asserted (HIGH) at least two clocks prior
to the WRITE command (DQM latency is two clocks for output buffers) to suppress data-
out from the READ. Once the WRITE command is registered, the DQs will go High-Z (or
remain High-Z), regardless of the state of the DQM signal, provided the DQM was active
on the clock just prior to the WRITE command that truncated the READ command. If
ADDRESS
ADDRESS
Each READ command may be to either bank. DQM is LOW.
Each READ command may be to either bank. DQM is LOW.
CLK
CLK
DQ
DQ
T0
BANK,
T0
COL n
BANK,
COL n
READ
READ
CL = 2
T1
T1
BANK,
BANK,
READ
COL a
READ
COL a
CL = 3
26
T2
BANK,
T2
COL x
BANK,
READ
READ
COL x
D
OUT
n
Micron Technology, Inc., reserves the right to change products or specifications without notice.
T3
T3
BANK,
COL m
READ
READ
BANK,
COL m
D
D
OUT
OUT
a
n
256Mb: x16, x32 Mobile SDRAM
T4
T4
NOP
NOP
D
D
OUT
OUT
x
a
T5
T5
NOP
NOP
D
D
OUT
m
OUT
x
©2006 Micron Technology, Inc. All rights reserved.
DON’T CARE
T6
NOP
D
OUT
m
Operations