CY7C1327F-133AC Cypress Semiconductor Corp, CY7C1327F-133AC Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C1327F-133AC
Manufacturer Part Number
CY7C1327F-133AC
Description
IC SRAM 4.5MBIT 133MHZ 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C1327F-100AC.pdf
(17 pages)
Specifications of CY7C1327F-133AC
Format - Memory
RAM
Memory Type
SRAM - Synchronous
Memory Size
4.5M (256K x 18)
Speed
133MHz
Interface
Parallel
Voltage - Supply
3.15 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1536
Document #: 38-05216 Rev. *B
Switching Waveforms
Read Cycle Timing
Notes:
16. On this diagram, when CE is LOW: CE
17. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW
Data Out (Q)
GW, BWE,
ADDRESS
BW
ADSC
ADSP
ADV
CLK
[A:B]
OE
CE
[16]
t
ADS
t AS
t CES
A1
t
ADH
t AH
t CEH
t
CH
High-Z
t CYC
t WES
t
CL
Single READ
t CLZ
t WEH
1
t CO
is LOW, CE
t ADS
A2
Q(A1)
t ADH
t OEHZ
2
is HIGH and CE
t ADVS
t ADVH
t OELZ
t OEV
Q(A2)
DON’T CARE
3
t DOH
is LOW. When CE is HIGH: CE
t CO
Q(A2 + 1)
ADV
suspends
burst.
UNDEFINED
[A:B]
LOW.
Q(A2 + 2)
BURST READ
1
is HIGH or CE
Q(A2 + 3)
2
is LOW or CE
A3
Q(A2)
Burst continued with
new base address
Burst wraps around
to its initial state
CY7C1327F
Q(A2 + 1)
3
is HIGH.
t CHZ
Deselect
cycle
Page 11 of 17