M25P40-VMP6 STMicroelectronics, M25P40-VMP6 Datasheet - Page 12

IC FLASH 4MBIT 40MHZ 8VFQFPN

M25P40-VMP6

Manufacturer Part Number
M25P40-VMP6
Description
IC FLASH 4MBIT 40MHZ 8VFQFPN
Manufacturer
STMicroelectronics
Datasheet

Specifications of M25P40-VMP6

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
40MHz
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-VFQFN, 8-VFQFPN
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-3599

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M25P40-VMP6
Manufacturer:
ST
Quantity:
10 000
Part Number:
M25P40-VMP6
Manufacturer:
NS
Quantity:
14
Part Number:
M25P40-VMP6
Manufacturer:
ST
0
Part Number:
M25P40-VMP6G
Manufacturer:
ST
Quantity:
10 000
Part Number:
M25P40-VMP6G
Manufacturer:
ST
0
Part Number:
M25P40-VMP6G
Manufacturer:
ST
Quantity:
20 000
Part Number:
M25P40-VMP6GB
Manufacturer:
MICRON
Quantity:
14 500
Part Number:
M25P40-VMP6GB
Manufacturer:
ST
0
Part Number:
M25P40-VMP6GB
Quantity:
127
Part Number:
M25P40-VMP6T
Manufacturer:
ST
0
Part Number:
M25P40-VMP6TG
Manufacturer:
st
Quantity:
11 116
Part Number:
M25P40-VMP6TG
Manufacturer:
ST
0
Part Number:
M25P40-VMP6TG
Manufacturer:
ST
Quantity:
20 000
Operating features
4.5
4.6
12/51
Status Register
The Status Register contains a number of status and control bits that can be read or set (as
appropriate) by specific instructions. For a detailed description of the Status Register bits,
see
Protection Modes
The environments where non-volatile memory devices are used can be very noisy. No SPI
device can operate correctly in the presence of excessive noise. To help combat this, the
M25P40 features the following data protection mechanisms:
Section 6.4: Read Status Register
Power On Reset and an internal timer (t
changes while the power supply is outside the operating specification.
Program, Erase and Write Status Register instructions are checked that they consist of
a number of clock pulses that is a multiple of eight, before they are accepted for
execution.
All instructions that modify data must be preceded by a Write Enable (WREN)
instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state
by the following events:
The Block Protect (BP2, BP1, BP0) bits allow part of the memory to be configured as
read-only. This is the Software Protected Mode (SPM).
The Write Protect (W) signal allows the Block Protect (BP2, BP1, BP0) bits and Status
Register Write Disable (SRWD) bit to be protected. This is the Hardware Protected
Mode (HPM).
In addition to the low power consumption feature, the Deep Power-down mode offers
extra software protection from inadvertant Write, Program and Erase instructions, as all
instructions are ignored except one particular instruction (the Release from Deep
Power-down instruction).
Power-up
Write Disable (WRDI) instruction completion
Write Status Register (WRSR) instruction completion
Page Program (PP) instruction completion
Sector Erase (SE) instruction completion
Bulk Erase (BE) instruction completion
(RDSR).
PUW
) can provide protection against inadvertant
M25P40

Related parts for M25P40-VMP6