M58BW16FB4ZA3T NUMONYX, M58BW16FB4ZA3T Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/484/numonyx_sml.jpg)
M58BW16FB4ZA3T
Manufacturer Part Number
M58BW16FB4ZA3T
Description
IC FLASH 16MBIT 45NS 80LBGA
Manufacturer
NUMONYX
Datasheet
1.M58BW16FB5T3T.pdf
(88 pages)
Specifications of M58BW16FB4ZA3T
Format - Memory
FLASH
Memory Type
FLASH
Memory Size
16M (512K x 32)
Speed
45ns
Interface
Parallel
Voltage - Supply
2.7 V ~ 3.6 V
Operating Temperature
-40°C ~ 125°C
Package / Case
80-LBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
M58BW16FB4ZA3TCT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M58BW16FB4ZA3T
Manufacturer:
Micron Technology Inc
Quantity:
10 000
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Figure 35.
6/87
Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
LBGA connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
PQFP connections (top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Example burst configuration X-1-1-1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
AC measurement input/output waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
AC measurement load circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Asynchronous Bus Read AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
Asynchronous Latch Controlled Bus Read AC waveforms. . . . . . . . . . . . . . . . . . . . . . . . . 48
Asynchronous Chip Enable Controlled Bus Read AC waveforms . . . . . . . . . . . . . . . . . . . 49
Asynchronous Address Controlled Bus Read AC waveforms . . . . . . . . . . . . . . . . . . . . . . 49
Asynchronous Page Read AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
Asynchronous Write AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Asynchronous Latch controlled Write AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
Synchronous Burst Read, Latch Enable controlled (data valid from ’n’ clock rising edge) . 55
Synchronous Burst Read, Chip Enable controlled (data valid from ’n’ clock rising edge) . 56
Synchronous Burst Read, Valid Address transition controlled (data valid
from ’n’ clock rising edge) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Synchronous Burst Read (data valid from ’n’ clock rising edge). . . . . . . . . . . . . . . . . . . . . 58
Synchronous Burst Read - valid data ready output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Synchronous Burst Read - Burst Address Advance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Clock input AC waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Power supply slope specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Reset, Power-down and Power-up AC waveforms - Control pins Low. . . . . . . . . . . . . . . . 62
Reset, Power-down and Power-up AC waveforms - Control pins toggling. . . . . . . . . . . . . 62
LBGA80 10 × 12 mm - 8 × 10 ball array, 1 mm pitch, bottom view package outline . . . . . 64
PQFP80 - 80 lead plastic quad flat pack, package outline . . . . . . . . . . . . . . . . . . . . . . . . . 66
Program flowchart and pseudocode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Program Suspend & Resume flowchart and pseudocode . . . . . . . . . . . . . . . . . . . . . . . . . 69
Block Erase flowchart and pseudocode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70
Erase Suspend & Resume flowchart and pseudocode . . . . . . . . . . . . . . . . . . . . . . . . . . . 71
Power-up sequence followed by Synchronous Burst Read . . . . . . . . . . . . . . . . . . . . . . . . 72
Command interface and Program/Erase controller flowchart (a) . . . . . . . . . . . . . . . . . . . . 73
Command interface and Program/Erase controller flowchart (b) . . . . . . . . . . . . . . . . . . . . 74
Command interface and Program/Erase controller flowchart (c) . . . . . . . . . . . . . . . . . . . . 75
Command interface and Program/Erase controller flowchart (d) . . . . . . . . . . . . . . . . . . . . 76
Command interface and Program/Erase controller flowchart (e) . . . . . . . . . . . . . . . . . . . . 77