HYB18T512160BF-3S Qimonda, HYB18T512160BF-3S Datasheet - Page 49
![no-image](/images/manufacturer_photos/0/5/549/qimonda_sml.jpg)
HYB18T512160BF-3S
Manufacturer Part Number
HYB18T512160BF-3S
Description
IC DDR2 SDRAM 512MBIT 84TFBGA
Manufacturer
Qimonda
Datasheet
1.HYB18T512800BF-3.7.pdf
(58 pages)
Specifications of HYB18T512160BF-3S
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
512M (32Mx16)
Speed
333MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 95°C
Package / Case
84-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
675-1015-2
Example: for DDR2-667,
Table 41
Rev. 1.2, 2007-11
03292006-YBYM-WG0Z
Symbol
t
t
t
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
t
CK.ABS
CH.ABS
CL.ABS
CK.AVG
JIT.PER
JIT(PER,LCK)
JIT.CC
JIT(CC,LCK)
ERR.2PER
ERR.3PER
ERR.4PER
ERR.5PER
ERR(6-10PER)
ERR(11-50PER)
CH.AVG
CL.AVG
JIT.DUTY
shows clock-jitter specifications.
Parameter
Clock period
Clock high-pulse width
Clock low-pulse width
Parameter
Average clock period nominal w/o jitter
Clock-period jitter
Clock-period jitter during DLL locking
period
Cycle-to-cycle clock-period jitter
Cycle-to-cycle clock-period jitter during
DLL-locking period
Cumulative error across 2 cycles
Cumulative error across 3 cycles
Cumulative error across 4 cycles
Cumulative error across 5 cycles
Cumulative error across n cycles with n = 6
.. 10, inclusive
Cumulative error across n cycles with n =
11 .. 50, inclusive
Average high-pulse width
Average low-pulse width
Duty-cycle jitter
t
CH.ABS.MIN
= (0.48 x 3000ps) – 125 ps = 1315 ps = 0.438 x 3000 ps.
Min.
t
t
t
CK.AVG(Min)
CH.AVG(Min)
CL.AVG(Min)
x
+
x
t
t
t
CK.AVG(Min)
JIT.PER(Min)
CK.AVG(Min)
Min.
3000
–125
–100
–250
–200
–175
–225
–250
–250
–350
–450
0.48
0.48
–125
DDR2 -667
49
+
+
t
t
JIT.DUTY(Min)
JIT.DUTY(Min)
Max.
8000
+125
+100
+250
+200
+175
+225
+250
+250
+350
+450
0.52
0.52
+125
Clock-Jitter Specifications for –667, –800
Max.
t
t
t
t
t
CK.AVG(Max)
CH.AVG(Max)
JIT.DUTY(Max)
CL.AVG(Max)
JIT.DUTY(Max)
512-Mbit Double-Data-Rate-Two SDRAM
Absolute Jitter Value Definitions
DDR2 -800
Min.
2500
–100
–80
–200
–160
–150
–175
–200
–200
–300
–450
0.48
0.48
–100
+
x
x
t
t
t
CK.AVG(Max)
JIT.PER(Max)
CK.AVG(Max)
HYB18T512[40/80/16]0BF
8000
0.52
Max.
+100
+80
+200
+160
+150
+175
+200
+200
+300
+450
0.52
+100
+
+
Internet Data Sheet
TABLE 40
TABLE 41
Unit
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
ps
t
t
ps
Unit
ps
ps
ps
CK.AVG
CK.AVG