EPC4QI100 Altera, EPC4QI100 Datasheet - Page 78
![IC CONFIG DEVICE 4MBIT 100-PQFP](/photos/6/70/67066/544-100-pqfp_sml.jpg)
EPC4QI100
Manufacturer Part Number
EPC4QI100
Description
IC CONFIG DEVICE 4MBIT 100-PQFP
Manufacturer
Altera
Series
EPCr
Datasheet
1.EPC4QI100N.pdf
(116 pages)
Specifications of EPC4QI100
Programmable Type
In System Programmable
Memory Size
4Mb
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Package / Case
100-MQFP, 100-PQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
544-2189
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPC4QI100
Manufacturer:
ALTERA
Quantity:
1
Part Number:
EPC4QI100
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Company:
Part Number:
EPC4QI100N
Manufacturer:
ALTERA
Quantity:
300
Part Number:
EPC4QI100N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
3–26
Power and Operation
Power Mode
Power-On Reset
Error Detection
Configuration Handbook (Complete Two-Volume Set)
f
This section describes the power modes, power-on reset (POR) delay, error detection,
and initial programming state of serial configuration devices.
Serial configuration devices support active power and standby power modes. When
nCS is low, the device is enabled and is in active power mode. The FPGA is
configured while in active power mode. When nCS is high, the device is disabled but
could remain in active power mode until all internal cycles have completed (such as
write or erase operations). The serial configuration device then goes into stand-by
power mode. The I
in active power mode and the I
in stand-by power mode (refer to
During initial power-up, a POR delay occurs to ensure the system voltage levels have
stabilized. During AS configuration, the FPGA controls the configuration and has a
longer POR delay than the serial configuration device.
For the POR delay time, refer to the configuration chapter in the appropriate device
handbook.
During AS configuration with the serial configuration device, the FPGA monitors the
configuration status through the nSTATUS and CONF_DONE pins. If an error condition
occurs (nSTATUS drives low) or if the CONF_DONE pin does not go high, the FPGA
will begin reconfiguration by pulsing the nSTATUS and nCSO signals, which controls
the chip select pin on the serial configuration device (nCS).
After an error, configuration automatically restarts if the Auto-Restart Upon Frame
Error option is turned on in the Quartus
system must monitor the nSTATUS signal for errors and then pulse the nCONFIG
signal low to restart configuration.
Chapter 3: Serial Configuration Devices (EPCS1, EPCS4, EPCS16, EPCS64, and EPCS128) Data Sheet
CC1
parameter specifies the V
CC0
Table
parameter specifies the current when the device is
3–21).
®
II software. If the option is turned off, the
CC
supply current when the device is
© December 2009
Power and Operation
Altera Corporation