ISL6295CVZ Intersil, ISL6295CVZ Datasheet
ISL6295CVZ
Specifications of ISL6295CVZ
Available stocks
Related parts for ISL6295CVZ
ISL6295CVZ Summary of contents
Page 1
... ISL6295CV-T 6295CV -20° ISL6295CVZ 6295CVZ -20° (Note) ISL6295CVZ-T 6295CVZ -20° (Note) NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil ...
Page 2
Absolute Maximum Ratings Supply Voltage -0.5V to 10V P Input Voltage ...
Page 3
Electrical Specifications Typical Values Are Tested at V Are Guaranteed Under the Recommended Operating Conditions., Unless Otherwise Noted. (Continued) PARAMETER A/D CONVERTER CHARACTERISTICS (T A/D Converter Resolution A/D Conversion Measurement Time A/D Converter Input Voltage Range (internal) Internal Temperature Accuracy ...
Page 4
Cell + MM3077DN 5 VDD C1 4 100nF DS 6 VSS Cell - PLACE THERMAL FUSE NEXT PCB LAYOUT Functional Pin Descriptions GPAD/IO1 (Pin 1) General purpose A/D ...
Page 5
... EEPROM 256 bytes of EEPROM memory is incorporated for storage of non-volatile parameters such as cell models for use with Intersil’s host driver firmware initialization block with values that are loaded into ISL6295 registers following a power on condition. Included in this block is 16 bytes for battery ID information. ...
Page 6
A/D control registers. These registers determine the input source, conversion resolution, reference voltage, and sequence of conversions during an A/D conversion cycle. During the cycle, the A/D logic accesses each register in sequence and performs the ...
Page 7
Ictrl programming in a typical application is as follows: BIT(s) NAME VALUE ENABLES A/D CONVERSION 6-4 Res 111 Selects 15-bit resolution 3 Ref 0 Selects 170mV Reference 2-0 Sel 000 Selects VSR as ADC input VOLTAGE MEASUREMENTS ...
Page 8
The accumulators are listed below with their assigned source registers: ABBR. ACCUMULATOR NAME DCAIres Discharge Current Accumulator CCA Charge ...
Page 9
Sample mode as long as "Samp" bit equals ‘1’, the VP voltage is above the V threshold, and the Sample-Sleep POR and Shelf-Sleep modes are not active. Run mode will be resumed when the Samp bit is cleared to ...
Page 10
NTC pin rests at an intermediate level. The GPAD/IO1 pin is similar to that of the NTC/IO0 except open train only output with no resistive pull-up. Therefore, if ...
Page 11
SCL SDA SCL SDA SCL from Master Data Output from Transmitter Data Output from Receiver Start FIGURE 5. ACKNOWLEDGE RESPONSE FROM RECEIVER START SCL SU:STA HD:STA V IH SDA ISL6295 ...
Page 12
Figures 3 through 6 detail how data transfer is accomplished on the SMBus. Depending upon the state of the R/W bit, two types of data transfer are possible: 1. Data transfer from a master transmitter to a slave receiver: The ...
Page 13
S SMBus Address 7 Address Low (Additional data bytes if BT =1) 7 PEC (optional Legend Start P - Stop RS - Repeated start A - Acknowdedge A - Negative Acknowledge (terminates transaction) BT ...
Page 14
General Purpose SRAM 32 bytes of General Purpose SRAM are provided as temporary storage and is located in Bank 1 at 1:0x000 through 1:0x01F. The RAM may be read or written using either the Byte or Block transfer modes. Operational ...
Page 15
FUNCTION BYTE 3 EEPROM General Purpose SRAM Operational Registers: ADconfig Accumulators, Timers, A/D Registers and Mode Control Reserved 0x00h GPIOctrl Reserved 0x00h ACCctrl 15 ISL6295 TABLE 1. ISL6295 MEMORY MAP BYTE 2 BYTE 1 ↓↓↓ Battery Pack Information (unassigned) ↓↓↓ ...
Page 16
FUNCTION BYTE 3 Operational Registers: Accumulators, Reserved Timers, A/D Registers 0x00h and Mode Control (Continued) Reserved MOSCT Cal/Setup Registers Reserved 16 ISL6295 TABLE 1. ISL6295 MEMORY MAP (Continued) BYTE 2 BYTE 1 Reserved 0x00h TRIPctrl OPmode Reserved // // VREFT ...
Page 17
GPADA - GPAD ACCUMULATOR GPADA bit register that holds the total accumulated value measured on the GPAD/IO1 pin. GPADA is incremented by the value in GPADres every 0.5s as long as the function is enabled by the ...
Page 18
A/D CONTROL REGISTERS The eight A/D control registers are defined as follows: A/D Reg NAME FUNCTION ADc0 Ictrl Current measurement control ADc1 Itctrl Internal temperature measurement control ADc2 Etctrl External temperature measurement control ADc3 VPctrl Pack voltage measurement control ADc4 ...
Page 19
The eight A/D result registers contain the following: Magnitude Magnitude of A/D output: Reports the magnitude value of the A/D measurement with 00h representing a zero value and 7Fh representing full scale (magnitude of ADC input voltage equals V ). ...
Page 20
OPERATION MODE CONTROL REGISTER - OPmode (Address 7A Hex/122 Decimal SSLP RESERVED SSLPdiv SHELF SSLP Sample-Sleep Mode enable: Setting this bit to ‘1’ immediately enables Sample-Sleep Mode. Clearing this bit immediately disables Sample- Sleep mode. ...
Page 21
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 22
FUNCTION BYTE 3 ADconfig: 00000000b = 0x00 Reserved 0x00 Operational Registers: Accumulators, Timers, A/D Registers and Mode Reserved: Control 0x00 ACCctrl: 00000000b = 0x00 Reserved: 0x00 MOSCT: 0xxxxxxxb (‘xxxxxxx’ = factory trim value) Cal/Setup Registers Reserved: 0x00 22 ISL6295 TABLE ...
Page 23
Cal/Setup Mode AND Registers Cal/Setup mode allows the pack designer to re-program the default SMBus address and/or change the calibration parameters programmed at the factory for bandgap, voltage reference, and oscillators trim values. Entering Cal/Setup requires the host to request ...
Page 24
Fuel Gauge Operation The operation overview diagram in Figure 9 illustrates the fuel gauge operation of the ISL6295. The ISL6295 incorporates four 32-bit accumulators and four 32-bit elapsed time counters. The Charge Current Accumulator (CCA) and Discharge Current Accumulator (DCA) ...
Page 25
Package Outline Drawing M8.173 8 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 2, 01/ 3.0 ±0 4.40 ±0. PIN 1 ID MARK 1 0. 0.65 TOP VIEW H C ...