MAX1494CCJ+T Maxim Integrated Products, MAX1494CCJ+T Datasheet - Page 5
![IC ADC W/LCD DRIVER 32-TQFP](/photos/6/50/65051/32-tqfp_21-0110b_sml.jpg)
MAX1494CCJ+T
Manufacturer Part Number
MAX1494CCJ+T
Description
IC ADC W/LCD DRIVER 32-TQFP
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX1494CCJ.pdf
(34 pages)
Specifications of MAX1494CCJ+T
Display Type
LCD
Configuration
7 Segment + 2 Annunciators
Interface
Serial
Digits Or Characters
A/D 4.5 Digits
Current - Supply
960µA
Voltage - Supply
2.7 V ~ 5.25 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
TIMING CHARACTERISTICS (Notes 10, 11 and Figure 13)
(V
Note 1: Integral nonlinearity is the deviation of the analog value at any code from its theoretical value after nulling the gain error
Note 2: Offset calibrated. See the OFFSET_CAL1 and OFFSET_CAL2 sections in the On-Chip Registers section.
Note 3: Offset nulled.
Note 4: Drift error is eliminated by recalibration at the new temperature.
Note 5: The input voltage range for the analog inputs is given with respect to the voltage on the negative input of the differential pair.
Note 6: V
Note 7: Measured at DC by changing the power-supply voltage from 2.7V to 5.25V and measuring the effect on the conversion
Note 8: CLK and SCLK are idle.
Note 9: Power-supply currents are measured with all digital inputs at either GND or DVDD and with the device in internal clock mode.
Note 10: All input signals are specified with t
Note 11: See the serial-interface timing diagrams.
SCLK Operating Frequency
SCLK Pulse-Width High
SCLK Pulse-Width Low
DIN to SCLK Setup
DIN to SCLK Hold
CS Fall to SCLK Rise Setup
SCLK Rise to CS Rise Hold
SCLK Fall to DOUT Valid
CS Rise to DOUT Disable
CS Fall to DOUT Enable
AVDD
= V
and offset error.
AIN+ and REF+ only.
error with external reference. PSRR at 50Hz and 60Hz exceeds 120dB with filter notches at 50Hz and 60Hz (Figure 2).
DVDD, unless otherwise noted.
PARAMETER
DVDD
AIN+
or V
= 2.7V to 5.25V, V
AIN-
_______________________________________________________________________________________
= -2.2V to +2.2V. V
3.5- and 4.5-Digit, Single-Chip ADCs
GND
SYMBOL
= 0V, T
f
t
SCLK
t
t
t
t
CSH
t
t
CSS
t
t
DO
CH
DH
CL
DS
TR
DV
REF+
RISE
A
= T
or V
C
C
C
= t
LOAD
LOAD
LOAD
MIN
FALL
REF-
to T
= 50pF (Figures 18, 19)
= 50pF (Figures 18, 19)
= 50pF (Figures 18, 19)
= 5ns (10% to 90% of DVDD) and are timed from a voltage level of 50% of
= -2.2V to +2.2V. All input structures are identical. Production tested on
MAX
, unless otherwise noted.)
CONDITIONS
with LCD Drivers
MIN
100
100
50
50
0
0
0
TYP
MAX
120
120
120
4.2
UNITS
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
5