PCA9550DP,118 NXP Semiconductors, PCA9550DP,118 Datasheet - Page 9
![IC LED DRIVER BLINKER 8-TSSOP](/photos/5/43/54394/8-tssop_sot505-2_pkg_sml.jpg)
PCA9550DP,118
Manufacturer Part Number
PCA9550DP,118
Description
IC LED DRIVER BLINKER 8-TSSOP
Manufacturer
NXP Semiconductors
Type
LED Blinkerr
Datasheet
1.PCA9550DP118.pdf
(26 pages)
Specifications of PCA9550DP,118
Package / Case
8-TSSOP
Topology
Open Drain, PWM
Number Of Outputs
2
Internal Driver
Yes
Type - Primary
LED Blinker
Frequency
400kHz
Voltage - Supply
2.3 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Current - Output / Channel
25mA
Internal Switch(s)
Yes
Low Level Output Current
6.5 mA
Operating Supply Voltage
2.3 V to 5.5 V
Maximum Supply Current
500 uA
Maximum Power Dissipation
400 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Operating Supply Voltage (typ)
2.5/3.3/5V
Number Of Segments
2
Operating Temperature (min)
-40C
Operating Temperature (max)
85C
Operating Temperature Classification
Industrial
Package Type
TSSOP
Pin Count
8
Mounting
Surface Mount
Power Dissipation
400mW
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (max)
5.5V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
OM6285 - EVAL BOARD I2C-2002-1A568-4002 - DEMO BOARD I2C
Voltage - Output
-
Efficiency
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
568-3387-2
935272881118
PCA9550DP-T
935272881118
PCA9550DP-T
NXP Semiconductors
PCA9550_5
Product data sheet
Fig 9.
SDA
SCL
System configuration
TRANSMITTER/
RECEIVER
MASTER
7.3 Acknowledge
The number of data bytes transferred between the START and the STOP conditions from
transmitter to receiver is not limited. Each byte of eight bits is followed by one
acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter,
whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of
each byte. Also a master must generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter. The device that acknowledges has to
pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold
times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
Fig 10. Acknowledgement on the I
RECEIVER
SLAVE
SCL from master
by transmitter
data output
by receiver
data output
Rev. 05 — 13 October 2008
TRANSMITTER/
RECEIVER
condition
START
SLAVE
S
2-bit I
2
C-bus
2
C-bus LED driver with programmable blink rates
TRANSMITTER
1
MASTER
2
TRANSMITTER/
RECEIVER
MASTER
acknowledgement
not acknowledge
SLAVE
clock pulse for
acknowledge
8
MULTIPLEXER
PCA9550
© NXP B.V. 2008. All rights reserved.
002aaa987
I
2
9
C-BUS
002aaa966
9 of 26