PCA9532PW,118 NXP Semiconductors, PCA9532PW,118 Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
PCA9532PW,118
Manufacturer Part Number
PCA9532PW,118
Description
IC LED DRIVER RGB 24-TSSOP
Manufacturer
NXP Semiconductors
Type
RGB LED Driverr
Datasheet
1.PCA9532BS118.pdf
(29 pages)
Specifications of PCA9532PW,118
Package / Case
24-TSSOP
Topology
Open Drain, PWM
Number Of Outputs
16
Internal Driver
Yes
Type - Primary
Backlight, LED Blinker
Type - Secondary
RGB
Frequency
400kHz
Voltage - Supply
2.3 V ~ 5.5 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 85°C
Current - Output / Channel
25mA
Internal Switch(s)
Yes
Low Level Output Current
25 mA
Operating Supply Voltage
2.3 V to 5.5 V
Maximum Supply Current
550 uA
Maximum Power Dissipation
400 mW
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Output
-
Efficiency
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
935272837118
PCA9532PW-T
PCA9532PW-T
PCA9532PW-T
PCA9532PW-T
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9532PW,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
7. Characteristics of the I
PCA9532_4
Product data sheet
7.1.1 START and STOP conditions
7.1 Bit transfer
7.2 System configuration
The I
lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be
connected to a positive supply via a pull-up resistor when connected to the output stages
of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain
stable during the HIGH period of the clock pulse as changes in the data line at this time
will be interpreted as control signals (see
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW
transition of the data line while the clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP
condition (P) (see
A device generating a message is a ‘transmitter’; a device receiving is the ‘receiver’. The
device that controls the message is the ‘master’ and the devices which are controlled by
the master are the ‘slaves’ (see
Fig 7.
Fig 8.
2
C-bus is for 2-way, 2-line communication between different ICs or modules. The two
SDA
SCL
Bit transfer
Definition of START and STOP conditions
START condition
2
SDA
SCL
Figure
C-bus
S
Rev. 04 — 17 March 2009
8).
Figure
data valid
data line
stable;
9).
Figure
allowed
change
of data
7).
16-bit I
STOP condition
mba607
2
C-bus LED dimmer
PCA9532
P
© NXP B.V. 2009. All rights reserved.
mba608
10 of 29