FAN3268TMX Fairchild Semiconductor, FAN3268TMX Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/2/252/fairchild_semiconductor_sml.jpg)
FAN3268TMX
Manufacturer Part Number
FAN3268TMX
Description
IC BRIDGE DVR P/N-CH 2A 8SOIC
Manufacturer
Fairchild Semiconductor
Specifications of FAN3268TMX
Configuration
Half Bridge
Input Type
Inverting and Non-Inverting
Delay Time
14ns
Current - Peak
3A
Number Of Configurations
1
Number Of Outputs
2
Voltage - Supply
4.5 V ~ 18 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Operating Temperature (max)
125C
Operating Temperature (min)
-40C
Pin Count
8
Mounting
Surface Mount
Package Type
SOIC N
Case Length
5(Max)mm
Case Height
1.5(Max)mm
Screening Level
Automotive
Product
Half-Bridge Drivers
Rise Time
22 ns
Fall Time
17 ns
Propagation Delay Time
25 ns
Supply Voltage (max)
18 V
Supply Voltage (min)
4.5 V
Supply Current
1.2 mA
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Bridge Type
Half Bridge
Minimum Operating Temperature
- 40 C
Output Current
2.4 A
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
High Side Voltage - Max (bootstrap)
-
Lead Free Status / Rohs Status
Compliant
Other names
FAN3268TMXTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
FAN3268TMX
Manufacturer:
FSC
Quantity:
1 000
© 2009 Fairchild Semiconductor Corporation
FAN3268 • Rev. 1.0.0
Electrical Characteristics
Unless otherwise noted, V
negative out of the device.
ENABLE
OUTPUT
Notes:
8.
9.
10. See the Timing Diagrams of Figure 4 and Figure 5 .
Timing Diagrams
I
PK_SOURCE
I
I
SOURCE
PK_SINK
V
V
V
t
I
t
R
SINK
RISE
FALL
t
t
ENL
ENH
HYS
D1
D2
EN inputs have TTL thresholds; refer to the ENABLE section.
Not tested in production.
PU
Enable Logic Low Threshold
Enable Logic High Threshold
Logic Hysteresis Voltage
Enable Pull-up Resistance
Out Current, Mid-Voltage, Sinking
Out Current, Mid-Voltage, Sourcing
Out Current, Peak, Sinking
Out Current, Peak, Sourcing
Output Rise Time
Output Fall Time
Propagation Delay
Propagation Delay
Figure 4. Non-Inverting
DD
(10)
(10)
=12V and T
(10)
(10)
(9)
(Continued)
(9)
(9)
(9)
J
=-40°C to +125°C. Currents are defined as positive into the device and
(9)
(9)
EN from 5V to 0V
EN from 0V to 5V
Out at V
C
Out at V
C
C
C
C
C
0 - 5V
0 - 5V
LOAD
LOAD
LOAD
LOAD
LOAD
LOAD
6
=0.1µF, f=1kHz
=0.1µF, f=1kHz
=0.1µF, f=1kHz
=0.1µF, f=1kHz
=1000pF
=1000pF
IN
IN
, 1V/ns Slew Rate
, 1V/ns Slew Rate
DD
DD
/2,
/2,
Figure 5. Inverting
0.8
10
7
-1.6
100
1.2
1.6
0.4
2.4
12
14
19
-3
3
9
2.0
22
17
25
34
www.fairchildsemi.com
kΩ
ns
ns
ns
ns
V
V
V
A
A
A
A