IR22141SSTRPBF International Rectifier, IR22141SSTRPBF Datasheet - Page 15

• Manufacturer Part Number: IR22141SSTRPBF
• Description: IC DVR HALF BRIDGE IC 24SSOP
• Manufacturer: International Rectifier

Specifications of IR22141SSTRPBF

• Configuration: Half Bridge
• Input Type: Non-Inverting
• Delay Time: 440ns
• Current - Peak: 2A
• Number Of Configurations: 1
• Number Of Outputs: 2
• High Side Voltage - Max (bootstrap): 1200V
• Voltage - Supply: 11.5 V ~ 20 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 24-SSOP
• Family Hvic: General Purpose HVICs
• Channels: 2
• Topology: Half Bridge
• Application: General Purpose / Motor Control
• Voffset: 1200
• Io+ (ma): 2000
• Io- (ma): 3000
• Separate Power And Logic Ground: Yes
• Uvlo: Vcc / Vbs
• Vbsuv+ / Vccuv+ Min (v): 9.3
• Vbsuv+ / Vccuv+ Typ (v): 10.2
• Vbsuv+ / Vccuv+ Max (v): 11.4
• Vbsuv- / Vccuv- Min (v): 8.7
• Vbsuv- / Vccuv- Typ (v): 9.3
• Vbsuv- / Vccuv- Max (v): 10.3
• Dt / Sdt Min (ns): 5700
• Dt / Sdt Typ (ns): 9250
• Dt / Sdt Max (ns): 13500
• T On Min (ns): 220
• T On Typ (ns): 440
• T On Max (ns): 660
• T Off Min (ns): 220
• T Off Typ (ns): 440
• T Off Max (ns): 660
• Fault Reporting: Yes
• Package: 24 Lead
• Part Status: Active & Preferred
• Special Features: Soft Shutdown and Desaturation Detection
• For Use With: IRMD2214SS - KIT DESIGN EVAL BOARD IR2214SSIRMD22141SS - KIT DESIGN EVAL BOARD/IR22141SS
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.irf.com
diode is required between DSH and VB and between
DSL and Vcc, as shown in Fig 13. A diode similar to the
1N5818 is good enough to protect DSH and DSL.
1.6 Output Stage
The structure is shown in Fig. 13 and consists of two
turn on stages and one turn off stage. When the driver
turns on the IGBT (see Fig. 8), a first stage is activated
R
DSH/L
Figure 16: R
100K ohm
HO(HOP/HON)
LO(LOP/LON)
FAULT/SD
FLT_CLR
DSH/L
Figure 17: I/O Timing Diagram with SY_FLT and FAULT/SD as Output
HO (HOP/HON)
SY_FLT
LO (LOP/LON)
Figure 18: I/O Logic Diagram with SY_FLT and FAULT/SD as Input
DSL
DSH
HIN
LIN
Active Biasing
FAULT/SD
FLT_CLR
SY_FLT
100 ohm
HIN
LIN
A
V
DSH/L
B
A B
15
C
C
while an additional stage is maintained in the active state
for a limited time (t
driving capability in order to accommodate both a fast
gate charge to the plateau voltage and dV/dt control in
switching.
At turn off, a single n-channel sinks up to 3 A (I
offers a low impedance path to prevent the self-turn on
due to the parasitic Miller capacitance in the power
switch.
1.7 Timing and Logic State Diagrams Description
The following figures show the input/output logic
diagram. Figure 17 shows the SY_FLT and FAULT/SD
signals as outputs, whereas Fig. 18 shows them as
inputs.
D
D
E
E
F
IR21141/IR22141SSPbF
on1
). This feature boosts the total
F
© 2009 International Rectifier
G
O-
) and