PX3511ADAG Intersil, PX3511ADAG Datasheet
PX3511ADAG
Specifications of PX3511ADAG
Available stocks
Related parts for PX3511ADAG
PX3511ADAG Summary of contents
Page 1
... Guidelines, and Feedback Compensation Design CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. | 1-888-INTERSIL or 1-888-468-3774 Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners. FN6462.0 ...
Page 2
... Ordering Information PART NUMBER PART MARKING PX3511ADAG (Note) PX3511 ADAG PX3511ADAG-R3 (Note) PX3511 ADAG PX3511ADDG 11AD PX3511ADDG-RA 11AD PX3511BDAG (Note) PX351 BDAG PX3511BDAG-R3 (Note) PX3511 BDAG PX3511BDDG 11BD PX3511BDDG-RA 11BD NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 3
Typical Application - 4 Channel Converter Using ISL6595 and PX3511A Gate Drivers +12V +5V +3.3V VDD V12_SEN GND ISL6595 OUT1 VID4 OUT2 VID3 ISEN1 VID2 OUT3 OUT4 VID1 ISEN2 FROM µP VID0 OUT5 VID5 OUT6 LL0 ISEN3 LL1 OUTEN OUT7 ...
Page 4
Absolute Maximum Ratings Supply Voltage (VCC .15V Supply ...
Page 5
Electrical Specifications Recommended Operating Conditions, Unless Otherwise Noted. (Continued) PARAMETER Three-State Upper Gate Falling Threshold Shutdown Holdoff Time UGATE Rise Time LGATE Rise Time UGATE Fall Time (Note 4) LGATE Fall Time (Note 4) UGATE Turn-On Propagation Delay (Note 4) ...
Page 6
... UGATE falls to less than 1.75V above the PHASE or the PHASE falls to less than +0.8V, the LGATE is released to turn on. Three-State PWM Input A unique feature of these drivers and other Intersil drivers the addition of a shutdown window to the PWM input. If the PWM signal enters and remains within the shutdown window for a set holdoff time, the driver outputs are disabled and both MOSFET gates are pulled and held low ...
Page 7
PWM input through the body diode of the controller’s PWM output when the power-up and/or power-down sequence of bias supplies of the driver and PWM controller are required. Power-On Reset ...
Page 8
Equations 2 and 3, respectively, • VCC = + + Qg_TOT Qg_Q1 Qg_Q2 Q • UVCC G1 • • -------------------------------------- - Qg_Q1 SW V ...
Page 9
... The pin #1 identifier may be either a mold or mark feature. 7. Dimensions D2 and E2 are for the exposed pads which provide NX b improved electrical and thermal performance Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389. 0. 0.200 ...
Page 10
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...