ISL6610ACRZ Intersil, ISL6610ACRZ Datasheet
ISL6610ACRZ
Specifications of ISL6610ACRZ
Related parts for ISL6610ACRZ
ISL6610ACRZ Summary of contents
Page 1
... ISL6610CRZ 66 10CRZ ISL6610IBZ 6610IBZ ISL6610IRZ 66 10IRZ ISL6610ACBZ 6610ACBZ ISL6610ACRZ 66 10ACRZ ISL6610AIBZ 6610AIBZ ISL6610AIRZ 66 10AIRZ Add “-T” suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
Pinouts ISL6610, ISL6610A (14 LD SOIC) TOP VIEW PWM1 PWM2 GND LGATE1 4 PVCC 5 10 PGND 6 LGATE2 7 Block Diagram PVCC VCC 4.9K PWM1 4.6K CONTROL VCC LOGIC 4.9K PWM2 4.6K GND ...
Page 3
Typical Application - Multiphase Converter Using ISL6610 Gate Drivers COMP FB V VSEN CC ISEN1 PWM1 PGOOD EN PWM2 ISEN2 MAIN CONTROL ISL65xx VID ISEN3 FS/DIS PWM3 PWM4 GND ISEN4 3 ISL6610, ISL6610A BOOT1 +5V UGATE1 VCC PHASE1 LGATE1 +5V ...
Page 4
Absolute Maximum Ratings Supply Voltage (PVCC, VCC -0. Input Voltage ( ...
Page 5
Electrical Specifications These specifications apply for T PARAMETER UGATE Turn-On Propagation Delay LGATE Turn-On Propagation Delay Tri-state to UG/LG Rising Propagation Delay OUTPUT (Note 4) Upper Drive Source Resistance Upper Drive Sink Resistance Lower Drive Source Resistance Lower Drive Sink ...
Page 6
... MOSFETs. For optimal performance, no more than 100pF parasitic capacitive load should be present on the PWM line of ISL6610, ISL6610A (assuming an Intersil PWM controller is used). Bootstrap Considerations This driver features an internal bootstrap diode. Simply adding an external capacitor across the BOOT and PHASE pins completes the bootstrap circuit. The ISL6610A’ ...
Page 7
PHASE node. Typically, such large negative excursions occur in high current applications 2 that use D -PAK and D-PAK MOSFETs or excessive layout parasitic inductance. The following ...
Page 8
PVCC BOOT HI1 LO1 G1 UGATE PHASE FIGURE 3. TYPICAL UPPER-GATE DRIVE TURN-ON PATH PVCC C GD LGATE R G HI2 LO2 GI2 G2 GND FIGURE 4. TYPICAL LOWER-GATE DRIVE TURN-ON ...
Page 9
Therefore, if such a situation (when input bus powered up before the bias of the controller and driver is ready) could conceivably be encountered common practice to place a resistor (R ) across the gate and source ...
Page 10
... Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389. 9. Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation ...
Page 11
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...