MAX15024AATB+T Maxim Integrated Products, MAX15024AATB+T Datasheet - Page 11

• Manufacturer Part Number: MAX15024AATB+T
• Description: IC GATE DRVR 1CH 16NS 10TDFN-EP
• Manufacturer: Maxim Integrated Products
• Type: High Speedr

Specifications of MAX15024AATB+T

• Configuration: High-Side
• Input Type: Inverting and Non-Inverting
• Delay Time: 16ns
• Current - Peak: 4A
• Number Of Configurations: 1
• Number Of Outputs: 1
• Voltage - Supply: 4.5 V ~ 28 V
• Operating Temperature: -40°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 10-TDFN Exposed Pad
• Rise Time: 24 ns
• Fall Time: 16 ns
• Supply Voltage (min): 4.5 V
• Supply Current: 1.5 mA
• Maximum Power Dissipation: 1481.5 mW
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Maximum Turn-off Delay Time: 18 ns
• Maximum Turn-on Delay Time: 18 ns
• Minimum Operating Temperature: - 40 C
• Number Of Drivers: 1
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• High Side Voltage - Max (bootstrap): -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Figure 1. Timing Diagram
Power dissipation of the MAX15024/MAX15025 con-
sists of three components: the quiescent current,
capacitive charge and discharge of internal nodes, and
the output current (either capacitive or resistive load).
The sum of these components must be kept below the
maximum power-dissipation limit. The quiescent cur-
rent is 700µA typ. The current required to charge and
discharge the internal nodes is frequency dependent
(see the Typical Operating Characteristics ). The
MAX15024/MAX15025 power dissipation when driving
a ground-referenced resistive load is:
where D is the fraction of the period the MAX15024/
MAX15025s’ output pulls high, R
mum on-resistance of the device with the output high
(p-channel), and I
MAX15024/MAX15025. For capacitive loads, the power
dissipation for each driver is:
where C
supply voltage, and FREQ is the switching frequency.
The MAX15024/MAX15025 MOSFET drivers source and
sink large currents to create very fast rise and fall edges
at the gate of the switching MOSFET. The high di/dt can
cause unacceptable ringing if the trace lengths and
impedances are not well controlled. The following
LOAD
N_OUT CONNECTED
P = C
P = D x R
OR OUT1/OUT2
is the capacitive load, V
P_OUT AND
TOGETHER
LOAD
______________________________________________________________________________________
LOAD
IN+
ON(MAX)
is the output load current of the
x V
V
IL
DRV 2
Single/Dual, 16ns, High Sink/Source
Layout Information
Power Dissipation
x I
ON(MAX)
x FREQ
LOAD 2
DRV
t
D-OFF
is the maxi-
is the driver
90%
10%
t
F
printed-circuit board (PCB) layout guidelines are recom-
mended when designing with the MAX15024/MAX15025:
• Place one or more 1µF decoupling ceramic capaci-
• There are two AC current loops formed between the
• Keep the device as close as possible to the MOSFET.
• In the multilayer PCB, the inner layers should consist
tor(s) from V
possible. At least one storage capacitor of 10µF (min)
should be located on the PCB with a low resistance
path to the V
device and the gate of the MOSFET being driven.
The MOSFET looks like a large capacitance from
gate to source when the gate is being pulled low.
The active current loop is from MOSFET gate to
OUT_ of the MAX15024/MAX15025 to PGND of the
MAX15024/MAX15025, and to the source of the
MOSFET. When the gate of the MOSFET is being
pulled high, the active current loop is from the V
terminal of the V
tor, to the V
OUT_ of the MAX15024/MAX15025, to the MOSFET
gate, to the MOSFET source, and to the negative ter-
minal of the decoupling capacitor. Both charging
current loop and discharging current loop are impor-
tant. It is important to minimize the physical distance
and the impedance in these AC current paths.
of a GND plane containing the discharging and
charging current loops.
Current Gate Drivers
DRV
CC
DRV
V
pin of the MAX15024/MAX15025.
IH
of the MAX15024/MAX15025, to the
DRV
to PGND as close to the device as
terminal of decoupling capaci-
t
D-ON
t
R
DD
11