L6563HTR STMicroelectronics, L6563HTR Datasheet - Page 32

• Manufacturer Part Number: L6563HTR
• Description: IC PFC CTRLR TRANSITION 16SOIC
• Manufacturer: STMicroelectronics

Specifications of L6563HTR

• Mode: Discontinuous (Transition)
• Current - Startup: 90µA
• Voltage - Supply: 10.3 V ~ 22.5 V
• Operating Temperature: -25°C ~ 125°C
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (3.9mm Width)
• For Use With: 497-9082 - EVAL BOARD L6563 (200W)497-8850 - BOARD EVAL FOR L6563/STW55NM60N497-8834 - BOARD DEMO FOR L6563/LL6566A
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Frequency - Switching: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 497-9075-2

Application information
6.7
32/48
Power management/housekeeping functions
A special feature of this IC is that it facilitates the implementation of the “housekeeping”
circuitry needed to co-ordinate the operation of the PFC stage to that of the cascaded DC-
DC converter. The functions realized by the housekeeping circuitry ensure that transient
conditions like power-up or power down sequencing or failures of either power stage be
properly handled.
This device provides some pins to do that. One communication line between the IC and the
PWM controller of the cascaded dc-dc converter is the pin PWM_LATCH (
which is normally open (high impedance) when the PFC works properly, and goes high if it
loses control of the output voltage (because of a feedback loop disconnection) with the aim
of latching off the PWM controller of the cascaded dc-dc converter as well (see “Feedback
failure protection” section for more details).
A second communication line can be established via the disable function included in the
PFC_OK pin (see “Feedback failure protection” section for more details). Typically this line is
used to allow the PWM controller of the cascaded dc-dc converter to drive in burst mode
operation the L6563H in case of light load and to minimize the no-load input consumption.
Interface circuits like those are shown in
Figure 46. Interface circuits that let dc-dc converter's controller IC drive L6563H in
The third communication line is the pin PWM_STOP (#11), which works in conjunction with
the pin RUN (#12). The purpose of the PWM_STOP pin is to inhibit the PWM activity of both
the PFC stage and the cascaded dc-dc converter. The pin is an open collector, normally
open, that goes low if the device is disabled by a voltage lower than 0.8 V on the RUN pin. It
is important to point out that this function works correctly in systems where the PFC stage is
the master and the cascaded dc-dc converter is the slave or, in other words, where the PFC
stage starts first, powers both controllers and enables/disables the operation of the dc-dc
stage. The pin RUN can be used to start and stop the main converter. In the simplest case,
to enable/disable the PWM controller the pin PWM_STOP can be connected to the output of
the error amplifier (
burst mode
Figure 47
a).
Doc ID 16047 Rev 2
Figure 46
.
Figure 47
L6563H
b),