LM5033SD/NOPB National Semiconductor, LM5033SD/NOPB Datasheet - Page 2

• Manufacturer Part Number: LM5033SD/NOPB
• Description: IC CTRLR PWM PUSH PULL HV 10LLP
• Manufacturer: National Semiconductor
• Series: PowerWise®r

Specifications of LM5033SD/NOPB

• Pwm Type: Voltage Mode
• Number Of Outputs: 2
• Frequency - Max: 1MHz
• Duty Cycle: 95.5%
• Voltage - Supply: 15 V ~ 90 V
• Buck: Yes
• Boost: Yes
• Flyback: No
• Inverting: Yes
• Doubler: No
• Divider: No
• Cuk: No
• Isolated: No
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 10-LLP
• Frequency-max: 1MHz
• For Use With: LM5033SD-EVAL - BOARD EVALUATION LM5033SD
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: LM5033SD; LM5033SDTR

www.national.com
DAP
LLP
PIN
Pin Description
10
1
2
3
4
5
6
7
8
9
R
T
NAME
COMP
OUT1
OUT2
GND
VCC
/ SYNC Oscillator timing resistor pin and synchronization
SUB
REF
Vin
CS
SS
Input Voltage
2.5V precision reference output
PWM Input
9.6V output from the internal high voltage series
pass regulator
Gate Driver Output #1
Gate Driver Output #2
Ground pin for all internal circuitry
Current sense input
input
Softstart pin
Die Substrate
DESCRIPTION
2
Input to the start-up regulator. Input range is 15V to
90V, with transient capability to 100V .
Sink only, requires an external pull-up resistor. This
can be used as a reference for external circuitry.
Feedback to the PWM comparator’s inverting input,
through a 3:1 divider. The output duty cycle increases
as this pin’s voltage increases. Internally there is a
5kΩ pullup to +5.2V.
An external voltage (10V - 15V) can be applied to this
pin to shutdown the internal regulator, thereby
reducing internal dissipation. An internal diode
connects Vcc to Vin.
Alternating output gate driver, which can source and
sink 1.5A.
Alternating output gate driver, which can source and
sink 1.5A.
Connections to external ground must be done with
care for optimum performance. See the Functional
Description and Applications Section for more
information.
Current sense input for the current limit detection. If
CS exceeds 0.5V the outputs are disabled and the
softstart pin is discharged to ground.
An external resistor to ground sets the oscillator
frequency. This pin will also accept ac-coupled
synchronization pulses from an external source.
An internal 10µA current source and an external
capacitor set the soft-start timing. This pin can be
externally pulled to below 0.5V to disable the output
drivers.
The exposed die attach pad on the LLP package
should be connected to a PCB thermal pad at ground
potential. For additional information on using National
Semiconductor’s No Pull Back LLP package, please
refer to LLP Application Note AN-1187.
APPLICATION INFORMATION