ISL6422EVEZ Intersil, ISL6422EVEZ Datasheet
ISL6422EVEZ
Specifications of ISL6422EVEZ
Available stocks
Related parts for ISL6422EVEZ
ISL6422EVEZ Summary of contents
Page 1
... Ordering Information PART NUMBER (Note) ISL6422ERZ* ISL6422EVEZ* ISL6422 EVEZ -20 to EPTSSOP M38.173B *Add “-T” suffix for tape and reel. NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations ...
Page 2
... SELVTOP2 VSW2 3 36 TCAP2 35 NC GATE2 4 PGND2 5 34 VOUT2 EXTM2 6 33 TDIN2 SGND 7 32 TDOUT2 31 CPVOUT FLT 8 SDA 9 30 CPSWOUT ISL6422EVEZ SCL 10 29 CPSWIN ADDR0 11 28 VCC 27 TDOUT1 ADDR1 12 EXTM1 13 26 TDIN1 BYP 14 25 VOUT1 24 AGND PGND1 15 GATE1 16 23 TCAP1 VSW1 ...
Page 3
Block Diagram OLF1 OVERCURRENT COUNTER PROTECTION DCL1 LOGIC SCHEME 1 PWM OC1 LOGIC GATE1 12 Q CLK1 S PGND1 11 ILIM1 CS - AMP CS1 ∑ 15 SLOPE COMPENSATION TDOUT1 23 - TONE TXT1 DECODER VREF1 TDIN1 22 VSW1 14 ...
Page 4
Typical Application Schematic QFN ...
Page 5
... EPTSSOP Package . . . . . . . . . . . . . . . QFN Package Maximum Junction Temperature (Note +150°C Maximum Storage Temperature Range . . . . . . . . . . -40°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.aspOperating Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . -20°C to +85°C = -20°C to +85°C, unless otherwise noted. Typical values are SYMBOL TEST CONDITIONS ...
Page 6
Electrical Specifications V = 12V VTOP1 = VTOP2 = L, ENT1 = ENT2 = L, DCL = L, DSQIN1 = DSQIN2 = L, I noted. See “ISL6422 Software Description” on page 12 for I PARAMETER Dynamic Output Current ...
Page 7
Electrical Specifications V = 12V VTOP1 = VTOP2 = L, ENT1 = ENT2 = L, DCL = L, DSQIN1 = DSQIN2 = L, I noted. See “ISL6422 Software Description” on page 12 for I PARAMETER TXT1 AND TXT2, ...
Page 8
Tone Waveform ENT1 MSEL1 EXTM1/2 PIN VOUT1/2 PIN 22kHz 22kHz Internal Tone t = 10µs typ r NOTES: 9. The logic presented to the signal pins TXT1 and TXT2 changes the decoder threshold during ...
Page 9
Functional Pin Descriptions SYMBOL SDA Bidirectional data from/ SCL Clock from I C bus. VSW1 and VSW2 Input of the linear post-regulator. PGND1 and PGND2 Dedicated ground for the output gate driver of respective PWM. CS1 and CS2 ...
Page 10
Functional Description The ISL6422 dual output voltage regulator makes an ideal choice for advanced satellite set-top box and personal video recorder applications. Both supply and control voltage outputs for two low-noise blocks (LNBs) are available simultaneously in any output configuration. ...
Page 11
Current Limiting The dynamic back current limit block has five thresholds that can be selected by the following bits of the SR. • ISEL1H and ISEL2H • ISEL1L and ISEL2L • ISEL1R and ISEL2R See Table 8 and Table 9 ...
Page 12
Data Validity The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can change only when the clock signal on the SCL line is LOW. ...
Page 13
TABLE 6. CONTROL REGISTER 4 (SR4 SR4H SR4M SR4L EN1 X TABLE 7. STATUS REGISTER 5 (SR5 SR5H SR5M SR5L X CABF2 ...
Page 14
SR3H SR3M SR3L DCL1 VSPEN1 ISEL1R ISEL1H ISEL1L ...
Page 15
SR5H SR5M SR5L CABF2 OUVF2 ...
Page 16
SR8H SR8M SR8L EN2 ...
Page 17
ADDR0 and ADDR1 Pins Connecting either ADDR0 or ADDR1 to GND, the chip I interface address is 0001000, but it is possible to choose between four different addresses simply by setting the logic as indicated in Table 19 ...
Page 18
Package Outline Drawing L40.6x6 40 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 3, 10/06 6.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 18 ...
Page 19
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...