74OL6000300W Fairchild Optoelectronics Group, 74OL6000300W Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/2/251/fairchild_optoelectronics_group_sml.jpg)
74OL6000300W
Manufacturer Part Number
74OL6000300W
Description
OPTOCOUPL TTL BUFF VDE WIDE 6DIP
Manufacturer
Fairchild Optoelectronics Group
Series
OPTOLOGIC™ OPTOPLANAR®r
Datasheet
1.74OL6001.pdf
(15 pages)
Specifications of 74OL6000300W
Voltage - Isolation
5300Vrms
Number Of Channels
1, Unidirectional
Current - Output / Channel
40mA
Data Rate
15MBd
Propagation Delay High - Low @ If
60ns
Input Type
Logic
Output Type
Push-Pull, Totem-Pole
Mounting Type
Through Hole
Package / Case
6-DIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
740L6000300W
© 2003 Fairchild Semiconductor Corporation
NOTE
1. The VCCO and VCCI supply voltages to the device must each be bypassed by a 0.1µF capacitor or larger. This can be either a
2. Device considered a two-terminal device. Pins 1, 2 and 3 shorted together, and Pins 4, 5 and 6 shorted together.
3. For example, assuming a V
Figure 17. 74OL6000/01 Switching Times vs. Ambient Temperature
ceramic or solid tantalum capacitor with good high frequency characteristics. Its purpose is to stabilize the operation of the high-
gain amplifiers. Failure to provide the bypass will impair the DC and switching properties. The total lead length between capaci-
tor and optocoupler should not exceed 1.5mm. See Fig. 20.
OUTPUT, V
(74OL6000)
OUTPUT, V
(74OL6001)
INPUT, V
V
V
V
0V
CM
OH
OL
Figure 19. Common Mode Rejection Waveforms
I
O
O
3.2V
t
PLH
t
PHL
t
t
CCI
r
f
of 5.0V, and an ambient temperature of 70°C, the maximum allowable V
V
V
O
O
dV
dt
= 2.0V (MIN.)
= 0.8V (MAX.)
CM
50V
=
t
PLH
t
LSTTL TO
PHL
CM
CM
1.3V
V
CM
t
t
t
r
f
r
H
L
LOGIC-TO-LOGIC OPTOCOUPLERS
90%
90%
1.3V
10%
1.3V
10%
Page 10 of 15
OPTOPLANAR
DATA
INPUT, V
IN
INPUT
V CC
BUS
OUTPUT, V
(74OL6010)
OUTPUT, V
(74OL6011)
Figure 18. Switching Parameters 74OL6010/11
I
TTL BUFFER
TTL INVERTER
CMOS BUFFER
CMOS INVERTER
.1µF
3.2V
Figure 20. Suggested PCB Lay-Out
O
O
INPUT
t
t
PLH
PHL
GND
BUS
1
2
3
t
t
r
f
®
HIGH-SPEED
OUTPUT
GND
BUS
CCO
5
6
4
is 12.1V.
t
t
PHL
PLH
74OL6000
74OL6001
74OL6010
74OL6011
t
t
f
r
.1µF
1.3V
OUTPUT
10/1/03
V CC
BUS
10%
90%
50%
10%
90%
50%
DATA
OUT