SMC128BFD6E NUMONYX, SMC128BFD6E Datasheet - Page 34
![MEMORY CARD 128MB COMPACT FLASH](/photos/7/83/78307/smc128bfd6e_sml.jpg)
SMC128BFD6E
Manufacturer Part Number
SMC128BFD6E
Description
MEMORY CARD 128MB COMPACT FLASH
Manufacturer
NUMONYX
Datasheet
1.SMC04GBFK6E.pdf
(90 pages)
Specifications of SMC128BFD6E
Memory Size
128MB
Memory Type
CompactFLASH
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Card configuration
Table 27.
6.2
6.2.1
6.2.2
6.2.3
6.2.4
6.2.5
34/90
Conf5 Conf4 Conf3
0
0
0
0
0
0
0
0
CompactFlash memory card configurations
Card configuration and status register (202h in attribute
memory)
The card configuration and status register contains information about the card’s status (see
Table
Changed
Indicates that one or both of the pin replacement register (CRDY, or CWProt) bits are set to
‘1’. When the changed bit is set,
the card is configured for the I/O interface.
SigChg
This bit is set and reset by the host to enable and disable a state-change signal from the
status register (issued on status changed pin 46). If no state change signal is desired, this
bit should be set ‘0’ and pin 46 (
I/O.
IOis8
The host sets this bit to ‘1’ if the card is to be configured in 8 bit I/O mode. The card is
always configured for both 8- and 16-bit I/O, so this bit is ignored.
PwrDwn
This bit indicates whether the card is in the power saving mode or active mode. When the
PwrDwn bit is set to ‘1’, the card enters power down mode. When set to ‘0’, the card enters
active mode. The READY value on pin replacement register becomes BUSY when this bit is
changed. READY will not become Ready until the power state requested has been entered.
The card automatically powers down when it is idle and powers back up when it receives a
command.
Int
This bit represents the internal state of the interrupt request. It is available whether or not
the I/O interface has been configured. It remains valid until the condition which caused the
interrupt request has been serviced. If interrupts are disabled by the
control register, this bit is ‘0’.
0
0
0
0
28).
Conf2
0
0
0
0
Conf1
0
0
1
1
Conf0
0
1
0
1
–
STSCHG) will be held High while the card is configured for
–
STSCHG (pin 46) is held Low and if the SigChg bit is ‘1’
Mapping mode
Contiguous I/O
Secondary I/O
Primary I/O
Memory
Memory
mode
Card
I/O
I/O
I/O
Task file register address
1F0h - 1F7h, 3F6h - 3F7h
170h - 177h, 376h - 377h
0h - Fh, 400h - 7FFh
–
IEN bit in the device
xx0h - xxFh
SMCxxxBF