DS91M040EVK/NOPB National Semiconductor, DS91M040EVK/NOPB Datasheet
DS91M040EVK/NOPB
Specifications of DS91M040EVK/NOPB
Related parts for DS91M040EVK/NOPB
DS91M040EVK/NOPB Summary of contents
Page 1
... MHz Quad M-LVDS Transceiver USER MANUAL For the latest documents concerning these products and evaluation kit, visit lvds.national.com. Schematics and gerber files are also available at lvds.national.com April 14, 2008 Rev. 1.0 DS91M040 Evaluation Kit Part Number: DS91M040EVK NOPB 1 © 2008, National Semiconductor Corp. ...
Page 2
... Description Figure 1 below represents the top layer drawing of the board with the silkscreen annotations inch 10 layer printed circuit board (PCB) that features two DS91M040 (U1-U2) devices. April 14, 2008 Rev. 1.0 Figure 1 - DS91M040EVK Top View Drawing 2 © 2008, National Semiconductor Corp. ...
Page 3
... J5 and J6 are power and ground connections. April 14, 2008 Rev. 1.0 J4 Pins / SMA Connector Stub Length SMA1 SMA2 SMA3 SMA4 Table and U2 Pin to Connector Pin Mapping 3 © 2008, National Semiconductor Corp. LVCMOS Pins J2 Pins 1.50” 1.00” 0.50” 0.50” ...
Page 4
... GND) or Type 2 (FSEN pins set to VDD). 5. Observe clock waveforms by either connecting receiver LVCMOS output pins (J2) directly to an oscilloscope or by probing receiver M-LVDS input pins with a differential probe. Figure 2 - M-LVDS Clock Distribution Network in an ATCA Backplane April 14, 2008 Rev. 1.0 4 © 2008, National Semiconductor Corp. ...
Page 5
... The maximum stub length from the backplane is defined in the ATCA standard as 1 inch or 2.54 cm. Figure 3 shows a picture of a 14-slot ATCA backplane fully populated with DS91M040 evaluation boards. Figure 3 - DS91M040 Evaluation Boards in an ATCA Backplane April 14, 2008 Rev. 1.0 5 © 2008, National Semiconductor Corp. ...
Page 6
... Figure 4 shows 19.44 MHz clock waveforms obtained with a differential probe, Tektronix P6330, on the M-LVDS input pins of the device on a receiver board in slot #8. The14-slot backplane was fully populated. The clock driver/distributor board was in slot #7. Figure 4 - 19.44 MHz Clock Waveforms Show Stub Length Effects on Signal Integrity April 14, 2008 Rev. 1.0 6 © 2008, National Semiconductor Corp. ...
Page 7
... Observe waveforms by either connecting the receiver LVCMOS output pin (J2, pin 29) directly to an oscilloscope or by probing receiver M-LVDS input pins with a differential probe. Figure 5 - M-LVDS Point-to-Point Link with DS91M040 Boards and UTP Cable April 14, 2008 Rev. 1.0 7 © 2008, National Semiconductor Corp. ...
Page 8
... Figure 6 shows eye diagrams acquired at the output of the DS91M040 driver loaded with a 100-ohm resistor and after 50 m CAT5e cable terminated with a 100-ohm resistor. The generator connected to the driver input simulated a 100 Mbps PRBS-7 NRZ. Figure 6 - Eye Diagram Before and After 50m of CAT5e April 14, 2008 Rev. 1.0 8 © 2008, National Semiconductor Corp. ...