DM300023 Microchip Technology, DM300023 Datasheet - Page 14
![KIT DEMO DSPICDEM SMPS BUCK](/photos/9/12/91282/dm300023_sml.jpg)
DM300023
Manufacturer Part Number
DM300023
Description
KIT DEMO DSPICDEM SMPS BUCK
Manufacturer
Microchip Technology
Series
dsPIC™r
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DM300023.pdf
(50 pages)
5.DM300023.pdf
(16 pages)
Specifications of DM300023
Main Purpose
DC/DC, Step Down
Outputs And Type
2, Non-Isolated
Voltage - Input
7 ~ 15V
Regulator Topology
Buck
Board Type
Fully Populated
Utilized Ic / Part
dsPIC30F2020
Processor To Be Evaluated
dsPIC30F202x/1010
Interface Type
RS-232
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Output
-
Voltage - Output
-
Power - Output
-
Frequency - Switching
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DM300023
Manufacturer:
Microchip Technology
Quantity:
135
Company:
Part Number:
DM300023
Manufacturer:
MICROCHIP
Quantity:
12 000
dsPIC30F1010/202X
35. Module: PWM Module
36. Module: PWM Module
37. Module: Power Supply PWM
38. Module: UART Module
DS80319D-page 14
The
temperatures below -20ºC. During this condition
the PWM module will relinquish control of the
associated PWM pin and the Port I/O will
determine the state of the pin. In addition, the
PWM module will stop generating the ADC trigger
before the module relinquishes control of the PWM
pins.
Work around
None.
In Push-Pull mode, with immediate updates
enabled, the PWM pins may become swapped.
Work around
If using the PWM module in Push-Pull mode,
immediate updates must be disabled.
The dead time registers (DTRx/ALTDTRx) must
be modified only when the PWM is not running.
Adjusting the dead time “on-the-fly” can result in
an unpredictable glitch on the PWM output, which
may cause shoot-through.
Work around
None.
When the UART is configured for IR interface
operations (UxMODE<9:8> = 11), the 16x baud
clock signal on the BCLK pin is present only when
the module is transmitting. The pin is idle at all
other times.
Work around
Configure one of the output compare modules to
generate the required baud clock signal when the
UART is receiving data or in an idle state.
PWM
module
may
not
operate
at
39. Module: UART Module
40. Module: SPI Module
41. Module: I
42. Module: I
When the UART is in 4x mode (BRGH = 1) and
using two Stop bits (STSEL = 1), it may sample the
first Stop bit instead of the second one.
This issue does not affect the other UART
configurations.
Work around
Use the 16x baud rate option (BRGH = 0) and
adjust the baud rate accordingly.
Setting the DISSCK bit in the SPIxCON1 register
does not allow the user application to use the SCK
pin as a general purpose I/O pin.
Work around
None.
The BCL bit in I2CSTAT can be cleared only with
16-bit operation and can be corrupted with 1-bit or
8-bit operations on I2CSTAT.
Work around
Use 16-bit operations to clear BCL.
If there are two I
them is acting as the Master receiver and the other
as the Slave transmitter. Suppose that both
devices are configured for 10-bit addressing
mode, and have the same value in the A10 and A9
bits of their addresses. When the Slave select
address is sent from the Master, both the Master
and Slave acknowledges it. When the Master
sends out the read operation, both the Master and
the Slave enter into Read mode and both of them
transmit the data. The resultant data will be the
ANDing of the two transmissions.
Work around
Use different addresses including the higher two
bits (A10 and A9) for different modules.
2
2
C Module
C Module
2
C devices on the bus, one of
© 2008 Microchip Technology Inc.