ISL6228EVAL3Z Intersil, ISL6228EVAL3Z Datasheet
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6228EVAL3Z
Specifications of ISL6228EVAL3Z
Related parts for ISL6228EVAL3Z
ISL6228EVAL3Z Summary of contents
Page 1
... Ld 4x4 TQFN L28.4x4A Tape and Reel 6228IRTZ -40 to +100 28 Ld 4x4 TQFN L28.4x4A Tape and Reel Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2007, 2008. All Rights Reserved PKG. DWG. # L28.4x4A ...
Page 2
Block Diagram VO2 PWM FREQUENCY FSET2 CONTROL − − R PWM − COMP + − EN2 BOOT2 POR UGATE2 DRIVER DIGITAL SOFT- START PHASE2 SHOOT THROUGH PROTECTION LGATE2 DRIVER ...
Page 3
Typical Application R R PGOOD2 PVCC2 C PVCC2 PGOOD2 V IN2 3.3V TO 25V C Q IN2 HIGH_SIDE2 0. SEN2 O2 R OCSET2 R FB2 R R TOP2 C FB2 R ...
Page 4
... Thermal Resistance (Typical, Notes 1, 2) θ TQFN Package . . . . . . . . . . . . . . . . . . Junction Temperature Range .-55°C to +150°C Operating Temperature Range . . . . . . . . . . . . . . . .-40°C to +100°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions , BOOT +0.3V 1,2 1,2 Ambient Temperature Range .-10°C to +100°C Supply Voltage (VIN to GND 3.3V to 25V VCC to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5V ± ...
Page 5
Electrical Specifications These specifications apply for T PVCC = 5V; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued) PARAMETER ERROR AMPLIFIER FB Input ...
Page 6
Electrical Specifications These specifications apply for T PVCC = 5V; Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested. (Continued) PARAMETER OTP Rising Threshold (Note ...
Page 7
... GND pin. Unless otherwise stated, only an individual channel is discussed, and the conclusion applies to both channels. Modulator The ISL6228 modulator features Intersil’s R hybrid of fixed frequency PWM control and variable frequency hysteretic control. Intersil’s R simultaneously affect the PWM switching frequency and ...
Page 8
C is provided by a transconductance R amplifier g that measures the VIN and VO pin voltages. m The positive slope of V can be written as Equation ⋅ ⁄ V ...
Page 9
The power for the LGATE gate-driver is sourced directly from the PVCC pin. The power for the UGATE gate- driver is sourced from a “boot” capacitor connected across the BOOT and PHASE pins. The boot capacitor is charged from ...
Page 10
The ISL6228 monitors the OCSET pin and the VO pin voltages. Once the OCSET pin voltage is higher than the VO pin voltage for more than 10µs, the ISL6228 declares an OCP fault. The value then written ...
Page 11
... It is assumed that the reader is familiar with many of the basic skills and techniques referenced in the following section. In addition to this guide, Intersil provides complete reference designs that include schematics, bills of (EQ. 10) materials, and example board layouts. ...
Page 12
RMS current and frequency. Be sure that I is shared by a sufficient quantity of paralleled P-P capacitors so that they operate below the maximum rated RMS current Take into account ...
Page 13
As an example, suppose the high-side MOSFET has a total = 5V, and a ΔV gate charge 25nC 200mV. The calculated bootstrap capacitance is 0.125µF; for a comfortable margin, select a capacitor that ...
Page 14
Typical Performance 100 12V 19V (A) OUT FIGURE 9. CHANNEL 1 EFFICIENCY FB1 ...
Page 15
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 16
Package Outline Drawing L28.4x4A 28 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 3/07 4.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( 3. 75 TYP ) ( TYPICAL RECOMMENDED LAND PATTERN 16 ISL6228 A ...