ISL6310EVAL1Z Intersil, ISL6310EVAL1Z Datasheet - Page 2
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL6310EVAL1Z
Manufacturer Part Number
ISL6310EVAL1Z
Description
EVALUATION BOARD FOR ISL6310
Manufacturer
Intersil
Specifications of ISL6310EVAL1Z
Main Purpose
DC/DC, Step Down
Outputs And Type
1, Non-Isolated
Voltage - Output
1.5V
Current - Output
60A
Voltage - Input
5 ~ 12V
Regulator Topology
Buck
Frequency - Switching
400kHz
Board Type
Fully Populated
Utilized Ic / Part
ISL6310
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Power - Output
-
After step 6, the ISL6310EVAL1Z should be regulating the
output voltage, at the “V
P21) and J5 to the REF voltage. The “PGOOD Indicator”
LED (D1) should be green to indicate the regulator is
operating correctly.
ISL6310EVAL1Z Board Features
Input Power Connections
The ISL6310EVAL1Z allows for the use of standard bench
power supplies for powering up the board. Two female-
banana jacks are provided for connection of bench power
supplies. Connect the +5V terminal to P23, +12V terminal to
J7, and the common ground to terminal J8. Voltage
sequencing is not required when powering the evaluation
board.
Once power is applied to the board, the PGOOD LED
indicator will begin to illuminate red. With S1 in the ON
position, the ENABLE input of the ISL6310 is held low and
the startup sequence is inhibited.
Output Power Connections
The ISL6310EVAL1Z output can be exercised using either
resistive or electronic loads. Copper alloy terminal lugs
provide connection points for loading. Tie the positive load
connection to V
ground, terminals J3 and J4. A shielded scope probe test
point, J5, allows for inspection of the output voltage, V
REF and V
The REF DIP switch would be preset to 11 (1.500V). Also
1.2V, 0.9V and 0.6V outputs can be selected using different
codes on the DIP switch. If an output voltage different than
the 4 possible REF values is desired, the output resistor
divider composed of R90 (initially 0Ω) and R81 (initially
3. Connect a 5V, 1A Lab power supply between J23 and
4. Set the “REF Selection” DIP switch (U2) to 11
5. Connect a load (either resistive or electronic) between
6. Move the “Enable” switch (S1) to the OFF position
FIGURE 1. TYPICAL U2 DEFAULT SETTING 11 (1.500V)
GND, this Power supply provides VCC bias (and PVCC
bias if the board is configured for 5V PVCC).
corresponding to DAC = REF = 1.5V. Figure 1 details the
typical default configuration for U2 when the board is
received. In this default setting, the evaluation board is
set for a reference voltage of 1.5V.
V
releasing the IC ENLL pin to rise to begin regulation.
OUT
terminal (J1, J2) and GND terminal (J3, J4).
OUT
OUT
Setup
, terminals J1 and J2, and the negative to
OUT
2
+” and “V
ON
2
1
OUT
Logic
1
0
-” test points (P20,
Application Note 1197
OUT
.
open) can be used (consult Data sheet and the section
entitled “Adjusting the Output Voltage” on page 8 for resistor
value calculations). Note that the ISL6310 is usable for
output voltages up to 2.3V when the REF voltage is set to
1.5V. See Table 1 below for the maximum possible voltages
with different REF setting.
PVCC Power Options
One unique feature of the ISL6310 is the variable gate drive
bias for the integrated drivers. The gate drive voltage for the
internal drivers can be any voltage from +5V to +12V by
simply connecting the desired voltage to the PVCC pin of the
controller. To accommodate the flexibility of the drivers, the
ISL6310EVAL1Z has been designed to support a multitude
of options for the PVCC voltage.
Switching between the different PVCC voltages available on
the evaluation board is as simple as populating and
depopulating certain resistors. The eval board has three on
board voltages available: +5V, +12V, and +8V (from an on
board linear regulator). Refer to Table 2 for what resistors to
populate for each voltage option.
Enabling the Controller
In order to enable the controller, the board must be powered,
a REF (DAC) code must be set, and the PVCC and VCC
voltages must be set. If these steps have been properly
followed, the regulator is enabled by toggling the “ENABLE”
switch (S1) to the OFF position. When S1 is switched OFF,
the voltage on the ENLL pin of the ISL6310 will rise above
the ENLL threshold of 0.66V and the controller will begin its
digital soft start sequence. The output voltage ramps up to
the programmed setting, at which time the PGOOD indicator
will switch from red to green.
VOLTAGE
TABLE 1. MAXIMUM OUTPUT VOLTAGE WITH DIFFERENT
TABLE 2. GATE DRIVE VOLTAGE OPTIONS AND RESISTOR
UGATE
12.0V
12.0V
REF1
8.0V
5.0V
0
0
1
1
REF SETTING WITH THE USE OF A RESISTOR
DIVIDER ON VSEN
SETTINGS
VOLTAGE
LGATE
REF0
12.0V
8.0V
5.0V
5.0V
0
1
0
1
OPEN
OPEN
R48
REF = DAC
0Ω
0Ω
0.6V
0.9V
1.2V
1.5V
OPEN
OPEN
OPEN
R68
0Ω
OPEN
OPEN
OPEN
V
R71
OUT
0Ω
December 12, 2006
1.4V
1.7V
2.0V
2.3V
MAX
OPEN
OPEN
OPEN
AN1197.1
R72
0Ω