ISL6559EVAL2 Intersil, ISL6559EVAL2 Datasheet
ISL6559EVAL2
Specifications of ISL6559EVAL2
Related parts for ISL6559EVAL2
ISL6559EVAL2 Summary of contents
Page 1
... Quick Start Evaluation Circuit Setup The ISL6559EVAL2 board will arrive with the VID DIP switch (SW3) set to 01010 (1.300V). If another output voltage level is desired, refer to the ISL6559 data sheet for the complete DAC table and change the VID switches accordingly. Note: changing the SW3 VID states will change the dynamics of the load generator ...
Page 2
... FIGURE 1. LOAD TRANSIENT GENERATOR ISL6559 VRD Performance Soft-Start Interval The typical start-up waveforms for the ISL6559EVAL2 are shown in Figure 2. The DAC is set to 01010 (1.300V) and the converter is started into a 52A load. The ENABLE switch, SW1, is thrown to the ON position and the voltage on EN ...
Page 3
... Application Note 1137 The leading edge transient response of the ISL6559EVAL2 to the aforementioned maximum load conditions is shown in VCORE, 500mV/DIV Figure 3. A bench-top electronic load draws 32A continuously from the converter, while the on-board load ICORE, 20A/DIV generator provides a 20A load step ...
Page 4
As the load is removed, the output voltage rises in response. The controller detects the load change and immediately decreases the channel duty cycles. The duty cycle of PWM1 is reduced to zero for one cycle as ...
Page 5
... FIGURE 7. VID-ON-THE-FLY TRANSITION FROM 1.30V TO 1.55V Efficiency The efficiency of the ISL6559EVAL2 board, loaded from 5 to 55A, is plotted in Figure 8. Measurements were performed at room temperature and taken at thermal equilibrium with NO AIR FLOW. The design exceeds the AMD Hammer Desktop minimum requirements of 50% efficiency under minimum loading and 80% efficiency at maximum loading even without forced airflow ...
Page 6
... Application Note 1137 Summary The ISL6559EVAL2 is an adaptable evaluation tool which showcases the performance of the ISL6559 and HIP6601B chip set. Designed to meet the performance requirements of AMD’s Hammer Family Desktop microprocessors, the board allows the user the flexibility to configure the board for contemporary, as well as future, microprocessor offerings ...
Page 7
Schematic TP7 OVP OVP VID4 VID3 VID2 VID1 VID0 R4 C2 806 DNS DNS 6.98K 0.012µF VCORE C63 DNS VCC12 L4 0.8µH PHASE1 U2 1 UGATE 2 BOOT 3 PWM1 PWM 4 GND 9 PAD PHASE2 U3 ...
Page 8
VCORE C20 C21 C22 C23 2200µF DNS DNS DNS Ni chi con HN C35 C36 C37 C38 DNS DNS DNS DNS C50 C51 C52 C53 DNS DNS DNS DNS PGOOD SW3 1 10 VID4 2 9 VID3 3 8 VID2 ...
Page 9
VCC12 TRANSIENT LOAD GENERATOR C61 U5 1µF 1 VDD HIP2100 VCC12 R28 46.4K R29 402 M3 1 2N7002_PLP VCC5 VCC12 GND +12V MOUNT1 MOUNT2 GND +12V 2 4 ATX12VAUXPOWER 1 1 ...
Page 10
Bill of Materials QTY REFERENCE VALUE 0 C1 DNS 0 C2 DNS 1 C3 0.010µF Capacitor, Ceramic, 50V, X7R, 10% 7 C4, C6, C7, C11, C12, 1.0µF C16, C17 3 C5, C10, C15 0.1µF 4 C8, C13, C18, C61 1.0µF ...
Page 11
... WSL2512-0.200-1% 2512 Vishay-DALE WSL2512-0.500-1% 2512 C&K Components GT11MSCKE C&K Components SD05H0SK Jolo SPCJ-123-01 Keystone 1514-2 Tektronics 1314353-00 Intersil ISL6559CB Intersil HIP6601BECB Intersil HIP2100IB PACKAGE 0603 0603 0603 0603 0603 0603 0603 0603 2512 SMD SMT Thru Hole Thru Hole Thru Hole ...
Page 12
... LAYER 1 - ROUTING AND SILK SCREEN LAYER 3 - POWER PLANE Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding. For information regarding Intersil Corporation and its products, see www.intersil.com ...