AS1115 DB-RED austriamicrosystems, AS1115 DB-RED Datasheet - Page 9

• Manufacturer Part Number: AS1115 DB-RED
• Description: BOARD DEMO AS1115 RED
• Manufacturer: austriamicrosystems

Specifications of AS1115 DB-RED

• Current - Output / Channel: *
• Outputs And Type: 8, Non-Isolated
• Voltage - Output: *
• Features: 64 LED + 16 keys, I⊃2C
• Voltage - Input: 2.7 ~ 5.5 V
• Utilized Ic / Part: AS1115
• Lead Free Status / RoHS Status: Lead free by exemption / RoHS compliant by exemption

AS1115
Datasheet - D e t a i l e d D e s c r i p t i o n
I²C Interface
The AS1115 supports the I²C serial bus and data transmission protocol in high-speed mode at 3.4MHz. The AS1115
operates as a slave on the I²C bus. The bus must be controlled by a master device that generates the serial clock
(SCL), controls the bus access, and generates the START and STOP conditions. Connections to the bus are made via
the open-drain I/O pins SCL and SDA.
Figure 18. I²C Interface Initialisation
Figure 19. Bus Protocol
The bus protocol (as shown in
The bus conditions are defined as:
www.austriamicrosystems.com/LED-Driver-ICs/AS1115
- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line
- Bus Not Busy . Data and clock lines remain HIGH.
- Start Data Transfer . A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a
- Stop Data Transfe r. A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH,
- Data Valid . The state of the data line represents valid data, when, after a START condition, the data line is stable
- Acknowledge : Each receiving device, when addressed, is obliged to generate an acknowledge after the recep-
SDI
SCL
while the clock line is HIGH will be interpreted as control signals.
START condition.
defines the STOP condition.
for the duration of the HIGH period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data
bytes transferred between START and STOP conditions is not limited and is determined by the master device.
The information is transferred byte-wise and each receiver acknowledges with a ninth-bit.
Within the I²C bus specifications a high-speed mode (3.4MHz clock rate) is defined.
tion of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge
bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way
that the SDA line is stable LOW during the HIGH period of the acknowledge clock pulse. Of course, setup and
hold times must be taken into account. A master must signal an end of data to the slave by not generating an
START
Default values at power up: A1 = A0 = 0
0
1
0
MSB
1
0
Slave Address
0
Figure
2
0
Direction Bit
19) is defined as:
A1
R/W
A0 R/W
6
8
7
9
Revision 1.07
8
D15 D14 D13 D12 D11 D10 D9
1
ACK
9
ACK from
Receiver
1
Repeat if More Bytes Transferred
2
ACK from
Receiver
3-8
8
D8
8
ACK
9
9
Repeated
STOP or
START
9 - 24