EA-OEM-315 Embedded Artists, EA-OEM-315 Datasheet - Page 30

• Manufacturer Part Number: EA-OEM-315
• Description: KIT LPC3141 SODIMM 66X48 200POS
• Manufacturer: Embedded Artists
• Type: MCUr

Specifications of EA-OEM-315

• Contents: Board
• For Use With/related Products: LPC3141
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

NXP Semiconductors
LPC3141_3143
Preliminary data sheet
6.24 Universal Asynchronous Receiver Transmitter (UART)
6.25 Pulse Code Modulation (PCM) interface
The SPI/SSI-bus is a 5-wire interface, and it is suitable for low, medium, and high data
rate transfers.
This module has the following features:
The UART module supports the industry standard serial interface.
This module has the following features:
The PCM interface supports the PCM and IOM interfaces.
This module has the following features:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Supports Motorola SPI frame format with a word size of 8/16 bits.
Texas Instruments SSI (Synchronous Serial Interface) frame format with a word size
of 4 bit to 16 bit.
Receive FIFO and transmit FIFO of 64 half-words each.
Serial clock rate master mode maximum 45 MHz.
Serial clock rate slave mode maximum 25 MHz.
Support for single data access DMA.
Full-duplex operation.
Supports up to three slaves.
Supports maskable interrupts.
Supports DMA transfers.
Programmable baud rate with a maximum of 1049 kBd.
Programmable data length (5 bit to 8 bit).
Implements only asynchronous UART.
Transmit break character length indication.
Programmable 1 to 2 stops bits in transmission.
Odd/Even/Force parity check/generation.
Frame error, overrun error and break detection.
Automatic hardware flow control.
Independent control of transmit, receive, line status, data set interrupts, and FIFOs.
SIR-IrDA encoder/decoder (from 2400 to 115 kBd).
Supports maskable interrupts.
Supports DMA transfers.
Four-wire serial interface.
Can function in both Master and Slave modes.
Supports:
– PCM: Pulse code modulation. Single clocking physical format.
All information provided in this document is subject to legal disclaimers.
Rev. 0.16 — 27 May 2010
LPC3141/3143
© NXP B.V. 2010. All rights reserved.
30 of 74