C8051F326-TB Silicon Laboratories Inc, C8051F326-TB Datasheet - Page 88

no-image

C8051F326-TB

Manufacturer Part Number
C8051F326-TB
Description
BOARD PROTOTYPING W/C8051F326
Manufacturer
Silicon Laboratories Inc
Type
MCUr
Datasheet

Specifications of C8051F326-TB

Contents
Board
Processor To Be Evaluated
C8051F326/F327
Interface Type
USB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With/related Products
C8051F326
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
C8051F326/7
12.1. Endpoint Addressing
A total of three endpoint pipes are available. The control endpoint (Endpoint0) always functions as a
bi-directional IN/OUT endpoint. Endpoint 1 is implemented as a 64 byte IN pipe and a 128 byte OUT pipe:
12.2. USB Transceiver
The USB Transceiver is configured via the USB0XCN register shown in Figure 12.1. This configuration
includes Transceiver enable/disable, pullup resistor enable/disable, and device speed selection (Full or
Low Speed). When bit SPEED = ‘1’, USB0 operates as a Full Speed USB function, and the on-chip pullup
resistor (if enabled) appears on the D+ pin. When bit SPEED = ‘0’, USB0 operates as a Low Speed USB
function, and the on-chip pullup resistor (if enabled) appears on the D- pin. Bits4-0 of register USB0XCN
can be used for Transceiver testing as described in Figure 12.1. The pullup resistor is enabled only when
VBUS is present (see Section “5.2. VBUS Detection” on page 31 for details on VBUS detection).
Important Note: The USB clock should be active before the Transceiver is enabled.
88
Endpoint0
Endpoint1
Endpoint
Table 12.1. Endpoint Addressing Scheme
Associated Pipes
Endpoint0 OUT
Endpoint1 OUT
Endpoint0 IN
Endpoint1 IN
Rev. 1.1
USB Protocol Address
0x00
0x00
0x81
0x01

Related parts for C8051F326-TB