EVAL-ADG791GEB Analog Devices Inc, EVAL-ADG791GEB Datasheet - Page 8

no-image

EVAL-ADG791GEB

Manufacturer Part Number
EVAL-ADG791GEB
Description
BOARD EVAL FOR ADG791
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-ADG791GEB

Main Purpose
Interface, 2:1 Multiplexer
Embedded
No
Utilized Ic / Part
ADG791
Primary Attributes
4 x SPDT Analog Switch
Secondary Attributes
2.7 V ~ 5.5 V Supply
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
ADG791A/ADG791G
Parameter
t
t
t
1
2
TIMING DIAGRAM
11A
12
SP
Guaranteed by initial characterization. C
A device must provide a data hold time for SDA to bridge the undefined region of the SCL falling edge.
1
Conditions
Standard mode
Fast mode
High speed mode
Standard mode
Fast mode
High speed mode
Fast mode
High speed mode
C
C
C
C
SDA
B
B
B
B
SCL
= 100 pF max
= 400 pF max
= 100 pF max
= 400 pF max
P
t
7
S
B
refers to capacitive load on the bus line, t
t
6
t
Min
20 + 0.1 C
10
20
20 + 0.1 C
10
20
0
0
2
t
4
t
11
B
B
Figure 2. Timing Diagram for 2-Wire Serial Interface
B
B
Max
1000
300
80
160
300
300
40
80
50
10
t
Rev. 0 | Page 8 of 24
3
t
1
t
12
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
r
and t
f
measured between 0.3 V
S
Description
t
and after an acknowledge bit.
t
Pulse width of suppressed spike
RCL1
FCL
t
5
t
10
, fall time of SCL signal
, rise time of SCL signal after a repeated start condition
t
6
DD
and 0.7 V
DD
t
8
.
P
t
9

Related parts for EVAL-ADG791GEB