AD9518-3/PCBZ Analog Devices Inc, AD9518-3/PCBZ Datasheet - Page 8

• Manufacturer Part Number: AD9518-3/PCBZ
• Description: BOARD EVAL FOR AD9518-3
• Manufacturer: Analog Devices Inc

Specifications of AD9518-3/PCBZ

• Main Purpose: Timing, Clock Generator
• Utilized Ic / Part: AD9518-3
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9518-3
CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING INTERNAL VCO)
Table 8.
Parameter
LVPECL OUTPUT ABSOLUTE TIME JITTER
CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK CLEANUP USING INTERNAL VCO)
Table 9.
Parameter
LVPECL OUTPUT ABSOLUTE TIME JITTER
CLOCK OUTPUT ABSOLUTE TIME JITTER (CLOCK GENERATION USING EXTERNAL VCXO)
Table 10.
Parameter
LVPECL OUTPUT ABSOLUTE TIME JITTER
VCO = 1.97 GHz; LVPECL = 245.76 MHz; PLL LBW = 143 kHz
VCO = 1.97 GHz; LVPECL = 122.88 MHz; PLL LBW = 143 kHz
VCO = 1.97 GHz; LVPECL = 61.44 MHz; PLL LBW = 143 kHz
VCO = 1.87 GHz; LVPECL = 622.08 MHz; PLL LBW = 125 Hz
VCO = 1.87 GHz; LVPECL = 155.52 MHz; PLL LBW = 125 Hz
VCO = 1.97 GHz; LVPECL = 122.88 MHz; PLL LBW = 125 Hz
LVPECL = 245.76 MHz; PLL LBW = 125 Hz
LVPECL = 122.88 MHz; PLL LBW = 125 Hz
LVPECL = 61.44 MHz; PLL LBW = 125 Hz
Rev. A | Page 8 of 64
Min
Min
Min
Typ
129
303
135
302
179
343
Typ
400
390
485
Typ
54
77
109
79
114
163
124
176
259
Max
Max
Max
Unit
fs rms
fs rms
fs rms
fs rms
fs rms
fs rms
Unit
fs rms
fs rms
fs rms
Unit
fs rms
fs rms
fs rms
fs rms
fs rms
fs rms
fs rms
fs rms
fs rms
Test Conditions/Comments
Application example based on a typical
setup using an external 245.76 MHz VCXO
(Toyocom TCO-2112); reference = 15.36 MHz;
R = 1
Integration BW = 200 kHz to 5 MHz
Integration BW = 200 kHz to 10 MHz
Integration BW = 12 kHz to 20 MHz
Integration BW = 200 kHz to 5 MHz
Integration BW = 200 kHz to 10 MHz
Integration BW = 12 kHz to 20 MHz
Integration BW = 200 kHz to 5 MHz
Integration BW = 200 kHz to 10 MHz
Integration BW = 12 kHz to 20 MHz
Test Conditions/Comments
Application example based on a typical
setup where the reference source is
jittery, so a narrower PLL loop bandwidth
is used; reference = 10.0 MHz; R = 20
Integration BW = 12 kHz to 20 MHz
Integration BW = 12 kHz to 20 MHz
Integration BW = 12 kHz to 20 MHz
Test Conditions/Comments
Application example based on a typical
setup where the reference source is clean,
so a wider PLL loop bandwidth is used;
reference = 15.36 MHz; R = 1
Integration BW = 200 kHz to 10 MHz
Integration BW = 12 kHz to 20 MHz
Integration BW = 200 kHz to 10 MHz
Integration BW = 12 kHz to 20 MHz
Integration BW = 200 kHz to 10 MHz
Integration BW = 12 kHz to 20 MHz