HS7727KCI01H Renesas Electronics America, HS7727KCI01H Datasheet - Page 216

• Manufacturer Part Number: HS7727KCI01H
• Description: ON CHIP DEBUG EMULATOR
• Manufacturer: Renesas Electronics America

Specifications of HS7727KCI01H

• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Environment:
When a one-byte memory is read from the command-line window, the stopping time will be about
47 ms.
When the BLMSK bit in the ICR1 register is 1, the NMI interrupt is accepted during break and the
program is executed from the NMI interrupt vector. If the program cannot return normally from
the NMI interrupt routine or the value in the general-purpose register is not guaranteed, a
communication timeout error will occur.
The emulator can download the program for the flash memory area. Other memory write
operations are enabled for the RAM area. Therefore, an operation such as memory write,
BREAKPOINT, or user program download should be set only for the RAM area. When the
memory area can be written by the MMU, do not perform memory write, BREAKPOINT, or
downloading.
When cache is enabled, the emulator accesses the memory by the following methods:
Therefore, when memory read or write is performed during user program break, the cache state
will be changed.
196
Interrupt
Memory Access during User Program Break
Cache Operation during User Program Break
Host computer: 500 MHz (Pentium
SH7727: 50 MHz (CPU clock)
JTAG clock: 15 MHz
At memory write: Writes through the cache, then writes to the memory.
At memory read: Does not change the cache write mode that has been set.
®
III)